JPS6138501B2 - - Google Patents
Info
- Publication number
- JPS6138501B2 JPS6138501B2 JP56101114A JP10111481A JPS6138501B2 JP S6138501 B2 JPS6138501 B2 JP S6138501B2 JP 56101114 A JP56101114 A JP 56101114A JP 10111481 A JP10111481 A JP 10111481A JP S6138501 B2 JPS6138501 B2 JP S6138501B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- address
- program
- instructions
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000004044 response Effects 0.000 claims description 2
- 101100087530 Caenorhabditis elegans rom-1 gene Proteins 0.000 description 7
- 101100305983 Mus musculus Rom1 gene Proteins 0.000 description 7
- 238000000034 method Methods 0.000 description 7
- 102100021424 Rod outer segment membrane protein 1 Human genes 0.000 description 5
- 101001106432 Homo sapiens Rod outer segment membrane protein 1 Proteins 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000007849 functional defect Effects 0.000 description 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Microcomputers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56101114A JPS582957A (ja) | 1981-06-29 | 1981-06-29 | ワンチツプマイクロコンピユ−タ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56101114A JPS582957A (ja) | 1981-06-29 | 1981-06-29 | ワンチツプマイクロコンピユ−タ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS582957A JPS582957A (ja) | 1983-01-08 |
JPS6138501B2 true JPS6138501B2 (de) | 1986-08-29 |
Family
ID=14292040
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56101114A Granted JPS582957A (ja) | 1981-06-29 | 1981-06-29 | ワンチツプマイクロコンピユ−タ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS582957A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6031652A (ja) * | 1983-08-01 | 1985-02-18 | Nec Corp | Rom内蔵マイクロコンピュ−タ |
-
1981
- 1981-06-29 JP JP56101114A patent/JPS582957A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS582957A (ja) | 1983-01-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0092646B1 (de) | Verfahren und Anordnung zur Programmodifikation in einem Datenverarbeitungssystem | |
US5729675A (en) | Apparatus for initializing a multiple processor computer system using a common ROM | |
US4926318A (en) | Micro processor capable of being connected with a coprocessor | |
EP0569969A1 (de) | Mikrocomputer mit Befehlsspeicher für Befehle zum Auslesen interner Bedingungen | |
US4949241A (en) | Microcomputer system including a master processor and a slave processor synchronized by three control lines | |
US5784611A (en) | Device and process for in-system programming electrically erasable and programmable non-volatile memory | |
KR970012145A (ko) | 데이타 프로세서와 그 작동 방법, 그 디버깅 작동 실행 방법 및 그 중단점 값 수정 방법 | |
US6401197B1 (en) | Microprocessor and multiprocessor system | |
JPH1078889A (ja) | マイクロコンピュータ | |
JP2001051874A (ja) | マイクロコンピュータ | |
KR920008428B1 (ko) | 메인 메모리와 캐시 메모리내에 기억된 데이타의 불일치를 방지하는 데이타 처리장치 | |
US20030084232A1 (en) | Device and method capable of changing codes of micro-controller | |
US4656581A (en) | Vector mask control system | |
JPH09505429A (ja) | リード−モディファイ−ライト動作中におけるレジスタの状態保護 | |
JPS6138501B2 (de) | ||
US4628450A (en) | Data processing system having a local memory which does not use a directory device with distributed resident programs and a method therefor | |
US3731285A (en) | Homogeneous memory for digital computer systems | |
JPS60189047A (ja) | デ−タ処理装置 | |
US7237099B2 (en) | Multiprocessor system having a plurality of control programs stored in a continuous range of addresses of a common memory and having identification registers each corresponding to a processor and containing data used in deriving a starting address of a CPU-linked interrupt handler program to be executed by the corresponding processor | |
JP2619425B2 (ja) | シーケンスコントローラ | |
KR200170154Y1 (ko) | 플래시 메모리의 제어 장치 | |
US5924124A (en) | Software programmable bus disable system | |
JP2002541582A (ja) | エミュレータシステム内のユーザメモリを更新する方法およびシステム | |
JPH06103109A (ja) | データプロセッサ、及びこれを用いるデバッグ装置 | |
JP2859048B2 (ja) | マイクロコンピュータ |