JPS6137819B2 - - Google Patents

Info

Publication number
JPS6137819B2
JPS6137819B2 JP54167231A JP16723179A JPS6137819B2 JP S6137819 B2 JPS6137819 B2 JP S6137819B2 JP 54167231 A JP54167231 A JP 54167231A JP 16723179 A JP16723179 A JP 16723179A JP S6137819 B2 JPS6137819 B2 JP S6137819B2
Authority
JP
Japan
Prior art keywords
signal
bipolar
violation
shift register
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54167231A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5690659A (en
Inventor
Ryoichi Shinoda
Makoto Sudo
Kenichi Hashimoto
Hiroyuki Takeuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16723179A priority Critical patent/JPS5690659A/ja
Publication of JPS5690659A publication Critical patent/JPS5690659A/ja
Publication of JPS6137819B2 publication Critical patent/JPS6137819B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation
    • H04L1/245—Testing correct operation by using the properties of transmission codes
    • H04L1/247—Testing correct operation by using the properties of transmission codes three-level transmission codes, e.g. ternary

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP16723179A 1979-12-22 1979-12-22 Protecting circuit for bipolar violation Granted JPS5690659A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16723179A JPS5690659A (en) 1979-12-22 1979-12-22 Protecting circuit for bipolar violation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16723179A JPS5690659A (en) 1979-12-22 1979-12-22 Protecting circuit for bipolar violation

Publications (2)

Publication Number Publication Date
JPS5690659A JPS5690659A (en) 1981-07-22
JPS6137819B2 true JPS6137819B2 (en:Method) 1986-08-26

Family

ID=15845874

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16723179A Granted JPS5690659A (en) 1979-12-22 1979-12-22 Protecting circuit for bipolar violation

Country Status (1)

Country Link
JP (1) JPS5690659A (en:Method)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0725817U (ja) * 1993-10-26 1995-05-16 鐘紡株式会社 バッグ

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2573591B2 (ja) * 1987-01-28 1997-01-22 日本電気株式会社 複合クロツク信号受信再生回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0725817U (ja) * 1993-10-26 1995-05-16 鐘紡株式会社 バッグ

Also Published As

Publication number Publication date
JPS5690659A (en) 1981-07-22

Similar Documents

Publication Publication Date Title
GB1226592A (en:Method)
US3514702A (en) Digital demodulator system
US4357630A (en) Method for detecting vertical synchronizing signal
US4686482A (en) Clock signal arrangement for regenerating a clock signal
US4163946A (en) Noise-immune master timing generator
US4289976A (en) Circuit arrangement for the transmission of digital data
US3418637A (en) Digital phase lock clock
JPS6137819B2 (en:Method)
US3271742A (en) Demodulation system
SE9301327D0 (sv) Sammansatt klocksignal
US4267512A (en) Digital frequency divider
SU928665A1 (ru) Устройство поэлементного фазировани
JPS61148939A (ja) フレ−ム同期方式
JP2581254B2 (ja) 逓倍器
US6859912B2 (en) Method and circuit arrangement for clock recovery
JPS587097B2 (ja) デイジタル回路
SU408464A1 (ru) Устройство восстановления телеграфных посылок
SU799103A1 (ru) Фазовый дискриминатор
JP2970241B2 (ja) サンプリングクロック情報生成回路
SU869065A1 (ru) Делитель частоты
JPH0714184B2 (ja) クロックダウン検出回路
JPH01255334A (ja) 無相関検出型同期回路
JPH01106649A (ja) 遅延補正回路
JPS606143B2 (ja) 入力デ−タ状変検出回路
JPS62118633A (ja) デイジタル識別回路