JPS6130451B2 - - Google Patents
Info
- Publication number
- JPS6130451B2 JPS6130451B2 JP6415878A JP6415878A JPS6130451B2 JP S6130451 B2 JPS6130451 B2 JP S6130451B2 JP 6415878 A JP6415878 A JP 6415878A JP 6415878 A JP6415878 A JP 6415878A JP S6130451 B2 JPS6130451 B2 JP S6130451B2
- Authority
- JP
- Japan
- Prior art keywords
- flop
- flip
- circuit
- output
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 10
- 238000010276 construction Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
Landscapes
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6415878A JPS54154964A (en) | 1978-05-29 | 1978-05-29 | Programable counter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6415878A JPS54154964A (en) | 1978-05-29 | 1978-05-29 | Programable counter |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54154964A JPS54154964A (en) | 1979-12-06 |
JPS6130451B2 true JPS6130451B2 (US20110009641A1-20110113-C00185.png) | 1986-07-14 |
Family
ID=13249974
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6415878A Granted JPS54154964A (en) | 1978-05-29 | 1978-05-29 | Programable counter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54154964A (US20110009641A1-20110113-C00185.png) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63192943U (US20110009641A1-20110113-C00185.png) * | 1987-05-30 | 1988-12-13 | ||
JPS63192946U (US20110009641A1-20110113-C00185.png) * | 1987-05-30 | 1988-12-13 | ||
JPS63192945U (US20110009641A1-20110113-C00185.png) * | 1987-05-30 | 1988-12-13 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3023699A1 (de) * | 1980-06-25 | 1982-01-14 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verfahren und anordnung zur erzeugung von impulsen vorgegebener zeitrelation innerhalb vorgegebener impulsintervalle mit hoher zeitlicher aufloesung |
JPS5825723A (ja) * | 1981-08-08 | 1983-02-16 | Fujitsu Ltd | 分周方式 |
JPS59122024A (ja) * | 1982-12-27 | 1984-07-14 | Matsushita Electric Ind Co Ltd | プログラマブル分周装置 |
-
1978
- 1978-05-29 JP JP6415878A patent/JPS54154964A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63192943U (US20110009641A1-20110113-C00185.png) * | 1987-05-30 | 1988-12-13 | ||
JPS63192946U (US20110009641A1-20110113-C00185.png) * | 1987-05-30 | 1988-12-13 | ||
JPS63192945U (US20110009641A1-20110113-C00185.png) * | 1987-05-30 | 1988-12-13 |
Also Published As
Publication number | Publication date |
---|---|
JPS54154964A (en) | 1979-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950004641B1 (ko) | 가변 분주기 | |
US7034584B2 (en) | Apparatus for frequency dividing a master clock signal by a non-integer | |
US4325031A (en) | Divider with dual modulus prescaler for phase locked loop frequency synthesizer | |
GB1413044A (en) | Counter provided with complementary field effect transistor inverters | |
JPS6130451B2 (US20110009641A1-20110113-C00185.png) | ||
US3992635A (en) | N scale counter | |
US6094466A (en) | High-frequency CMOS dual/multi modulus prescaler | |
US5335253A (en) | Non-integral frequency division using regulated digital divider circuits | |
US6108393A (en) | Enhanced prescaler phase interface | |
US3992612A (en) | Rate multiplier | |
US3678398A (en) | Presettable frequency divider | |
US5029191A (en) | Binary counter with resolution doubling | |
EP0366582B1 (en) | High speed digital counter | |
JP2659186B2 (ja) | デイジタル可変分周回路 | |
US4081755A (en) | Baud rate generator utilizing single clock source | |
JPH0352041Y2 (US20110009641A1-20110113-C00185.png) | ||
KR910003755Y1 (ko) | 프로그램 가능한 주파수 분주회로 | |
JPH0247642Y2 (US20110009641A1-20110113-C00185.png) | ||
JPS6128425Y2 (US20110009641A1-20110113-C00185.png) | ||
SU641658A1 (ru) | Многопрограмный делитель частоты | |
JPS6128422Y2 (US20110009641A1-20110113-C00185.png) | ||
JPH0691425B2 (ja) | D形フリップフロップを使用した分周回路 | |
JPH0795047A (ja) | 分周回路 | |
JPS6123896B2 (US20110009641A1-20110113-C00185.png) | ||
JPS61100025A (ja) | 非同期式アツプダウンカウンタ |