JPS6128117A - クロツク信号分周回路 - Google Patents
クロツク信号分周回路Info
- Publication number
- JPS6128117A JPS6128117A JP14988884A JP14988884A JPS6128117A JP S6128117 A JPS6128117 A JP S6128117A JP 14988884 A JP14988884 A JP 14988884A JP 14988884 A JP14988884 A JP 14988884A JP S6128117 A JPS6128117 A JP S6128117A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- clock signal
- logic circuit
- circuit
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 claims description 19
- 230000003111 delayed effect Effects 0.000 abstract description 7
- 230000004069 differentiation Effects 0.000 abstract 1
- 230000000630 rising effect Effects 0.000 description 7
- 238000000034 method Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14988884A JPS6128117A (ja) | 1984-07-19 | 1984-07-19 | クロツク信号分周回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14988884A JPS6128117A (ja) | 1984-07-19 | 1984-07-19 | クロツク信号分周回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6128117A true JPS6128117A (ja) | 1986-02-07 |
JPH0330889B2 JPH0330889B2 (enrdf_load_stackoverflow) | 1991-05-01 |
Family
ID=15484827
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14988884A Granted JPS6128117A (ja) | 1984-07-19 | 1984-07-19 | クロツク信号分周回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6128117A (enrdf_load_stackoverflow) |
-
1984
- 1984-07-19 JP JP14988884A patent/JPS6128117A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0330889B2 (enrdf_load_stackoverflow) | 1991-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60143017A (ja) | クロツク同期式論理装置 | |
US4423383A (en) | Programmable multiple frequency ratio synchronous clock signal generator circuit and method | |
JPH03136513A (ja) | クロック信号の前縁および後縁の両方でデータをサンプルできるb型フリップフロップにd型フリップフロップを変換する装置 | |
JPS63301624A (ja) | パルス列分周回路 | |
JPS62245814A (ja) | パルス回路 | |
JPS6128117A (ja) | クロツク信号分周回路 | |
JPH01268309A (ja) | 二相クロツクジエネレータ | |
JPS60190024A (ja) | デイジタル位相同期回路 | |
JPH0434417Y2 (enrdf_load_stackoverflow) | ||
JPH01245631A (ja) | 位相制御回路 | |
JPS6346814A (ja) | デイジタル位相同期回路 | |
JPS6329301Y2 (enrdf_load_stackoverflow) | ||
KR940010436B1 (ko) | 주파수 분주회로 | |
JP2754566B2 (ja) | スタフ同期方式 | |
JPH0453323B2 (enrdf_load_stackoverflow) | ||
JPH0152945B2 (enrdf_load_stackoverflow) | ||
JPH04160818A (ja) | 分周装置 | |
JPH0529924A (ja) | 9分周回路 | |
JPS58176723A (ja) | 同期回路 | |
JPS601984B2 (ja) | デイジタルpll回路 | |
JPS61247125A (ja) | 位相同期回路 | |
JPS605622A (ja) | クロツク信号発生装置 | |
JPH01116815A (ja) | クロック切換え回路 | |
JPH07170173A (ja) | 可変分周回路 | |
JPH05108196A (ja) | クロツクパルス切換回路 |