JPS6127840B2 - - Google Patents
Info
- Publication number
- JPS6127840B2 JPS6127840B2 JP13668574A JP13668574A JPS6127840B2 JP S6127840 B2 JPS6127840 B2 JP S6127840B2 JP 13668574 A JP13668574 A JP 13668574A JP 13668574 A JP13668574 A JP 13668574A JP S6127840 B2 JPS6127840 B2 JP S6127840B2
- Authority
- JP
- Japan
- Prior art keywords
- base
- transistor
- memory cell
- transistors
- junction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000002093 peripheral effect Effects 0.000 claims description 19
- 239000004065 semiconductor Substances 0.000 claims description 14
- 239000000758 substrate Substances 0.000 claims description 4
- 210000004027 cell Anatomy 0.000 description 33
- 230000003071 parasitic effect Effects 0.000 description 12
- 230000015556 catabolic process Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 6
- 230000010354 integration Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- 230000003321 amplification Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 238000003199 nucleic acid amplification method Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 230000006378 damage Effects 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 210000000352 storage cell Anatomy 0.000 description 2
- 101100521334 Mus musculus Prom1 gene Proteins 0.000 description 1
- 238000005275 alloying Methods 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13668574A JPS6127840B2 (fr) | 1974-11-27 | 1974-11-27 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13668574A JPS6127840B2 (fr) | 1974-11-27 | 1974-11-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5161743A JPS5161743A (fr) | 1976-05-28 |
JPS6127840B2 true JPS6127840B2 (fr) | 1986-06-27 |
Family
ID=15181068
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13668574A Expired JPS6127840B2 (fr) | 1974-11-27 | 1974-11-27 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6127840B2 (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS607388B2 (ja) * | 1978-09-08 | 1985-02-23 | 富士通株式会社 | 半導体記憶装置 |
JPS5552255A (en) * | 1978-10-11 | 1980-04-16 | Nec Corp | Semiconductor memory |
-
1974
- 1974-11-27 JP JP13668574A patent/JPS6127840B2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5161743A (fr) | 1976-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2008504736A (ja) | Cmosメモリセル内のラッチアップを防ぐための回路 | |
JPH0156479B2 (fr) | ||
JPS6156627B2 (fr) | ||
EP0028157B1 (fr) | Circuit intégré semiconducteur à mémoire à logique d'injection intégrée | |
US4021687A (en) | Transistor circuit for deep saturation prevention | |
US5708610A (en) | Semiconductor memory device and semiconductor device | |
JPS60167368A (ja) | 集積バイポ−ラ・パワ−トランジスタ装置 | |
JPS6127840B2 (fr) | ||
US4550390A (en) | Semiconductor memory device | |
GB1264260A (en) | Improvements in monolithic integrated circuit memories | |
US4595942A (en) | Integrated circuit | |
JP2004207702A (ja) | パワートランジスタおよびそれを用いた半導体集積回路 | |
US4388636A (en) | Static memory cell and memory constructed from such cells | |
JP2680848B2 (ja) | 半導体記憶装置 | |
JPS61125073A (ja) | 半導体集積回路装置 | |
JPS6024591B2 (ja) | 静電誘導トランジスタ読み出し専用記憶装置 | |
JP2763432B2 (ja) | 半導体装置 | |
JPS60194561A (ja) | 半導体記憶装置 | |
JPS6025907B2 (ja) | 半導体記憶装置 | |
JPH01194461A (ja) | 半導体記憶装置 | |
SU562866A1 (ru) | Запоминающий элемент | |
Panousis | A trim memory employing both npn and high-gain unijunction transistors | |
JPH03194966A (ja) | 半導体記憶装置 | |
JPS59110165A (ja) | 半導体装置 | |
JPH0685199A (ja) | メモリセル |