JPS61276057A - ベネス・パ−ミユテ−シヨン・ネツトワ−クのスイツチング設定方式 - Google Patents

ベネス・パ−ミユテ−シヨン・ネツトワ−クのスイツチング設定方式

Info

Publication number
JPS61276057A
JPS61276057A JP60118038A JP11803885A JPS61276057A JP S61276057 A JPS61276057 A JP S61276057A JP 60118038 A JP60118038 A JP 60118038A JP 11803885 A JP11803885 A JP 11803885A JP S61276057 A JPS61276057 A JP S61276057A
Authority
JP
Japan
Prior art keywords
setting
switching
node
train
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60118038A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0236974B2 (enExample
Inventor
Shigeru Sasaki
繁 佐々木
Toshiyuki Goto
敏行 後藤
Tatsuya Sato
龍哉 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60118038A priority Critical patent/JPS61276057A/ja
Publication of JPS61276057A publication Critical patent/JPS61276057A/ja
Publication of JPH0236974B2 publication Critical patent/JPH0236974B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP60118038A 1985-05-31 1985-05-31 ベネス・パ−ミユテ−シヨン・ネツトワ−クのスイツチング設定方式 Granted JPS61276057A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60118038A JPS61276057A (ja) 1985-05-31 1985-05-31 ベネス・パ−ミユテ−シヨン・ネツトワ−クのスイツチング設定方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60118038A JPS61276057A (ja) 1985-05-31 1985-05-31 ベネス・パ−ミユテ−シヨン・ネツトワ−クのスイツチング設定方式

Publications (2)

Publication Number Publication Date
JPS61276057A true JPS61276057A (ja) 1986-12-06
JPH0236974B2 JPH0236974B2 (enExample) 1990-08-21

Family

ID=14726506

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60118038A Granted JPS61276057A (ja) 1985-05-31 1985-05-31 ベネス・パ−ミユテ−シヨン・ネツトワ−クのスイツチング設定方式

Country Status (1)

Country Link
JP (1) JPS61276057A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008160522A (ja) * 2006-12-25 2008-07-10 Akita Univ 多段スイッチの制御回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008160522A (ja) * 2006-12-25 2008-07-10 Akita Univ 多段スイッチの制御回路

Also Published As

Publication number Publication date
JPH0236974B2 (enExample) 1990-08-21

Similar Documents

Publication Publication Date Title
KR950003656B1 (ko) 멀티플 패킷 목적지를 갖는 패킷 스위칭 회로망과, 패킷 루팅 방법
JPH06203001A (ja) 電子メッセージ通信の経路選択方法
USRE38650E1 (en) System for performing deadlock free message transfer in cyclic multi-hop digital computer network using a number of buffers based on predetermined diameter
EP0366938B1 (en) High speed switch as for an optical communication system
JPH02228762A (ja) 並列処理コンピュータシステム
GB2110507A (en) Time division switching matrix
JPH01151395A (ja) 電気通信ディジタル交換方法及びその変換機
US5343467A (en) Space/time switching element having input/output circuits each separately switchable between two or more bit rates
JP2509947B2 (ja) ネットワ−ク制御方式
JPH0752420B2 (ja) 入出力装置アドレス方式
JPS61276057A (ja) ベネス・パ−ミユテ−シヨン・ネツトワ−クのスイツチング設定方式
US4714922A (en) Interconnection networks
JP2976675B2 (ja) アレイプロセッサのルーティング方法
US4685128A (en) Method and network for transmitting addressed signal samples from any network input to an addressed network output
JPS63135039A (ja) 待ち合わせ形スイツチ網の経路選択制御方法
JPS62131693A (ja) 交換局装置
JP2536266B2 (ja) 網制御方式
JPS61105195A (ja) オメガネツトワ−クのセツテイング方式
Kartashev et al. Efficient internode communications in reconfigurable binary trees
Salisbury et al. Distributed, dynamic control of circuit-switched banyan networks
Hill Design and Applications for the IMS C004
JPH05130130A (ja) Srm間ハイウエイ接続方法および装置
Podlazov Nonlockability in multirings and hypercubes at serial transmission of data blocks
JPH01207864A (ja) モジュール間接続制御回路
JPH06266674A (ja) 並列計算機におけるプロセッサ番号自動設定システム