JPS6126696B2 - - Google Patents
Info
- Publication number
- JPS6126696B2 JPS6126696B2 JP56009986A JP998681A JPS6126696B2 JP S6126696 B2 JPS6126696 B2 JP S6126696B2 JP 56009986 A JP56009986 A JP 56009986A JP 998681 A JP998681 A JP 998681A JP S6126696 B2 JPS6126696 B2 JP S6126696B2
- Authority
- JP
- Japan
- Prior art keywords
- shift
- circuit
- register
- divided
- selection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56009986A JPS57123459A (en) | 1981-01-26 | 1981-01-26 | Logic device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56009986A JPS57123459A (en) | 1981-01-26 | 1981-01-26 | Logic device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57123459A JPS57123459A (en) | 1982-07-31 |
| JPS6126696B2 true JPS6126696B2 (cg-RX-API-DMAC7.html) | 1986-06-21 |
Family
ID=11735198
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56009986A Granted JPS57123459A (en) | 1981-01-26 | 1981-01-26 | Logic device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57123459A (cg-RX-API-DMAC7.html) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63156263A (ja) * | 1986-12-20 | 1988-06-29 | Fujitsu Ltd | アダプタのメインテナンス方式 |
-
1981
- 1981-01-26 JP JP56009986A patent/JPS57123459A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57123459A (en) | 1982-07-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0189638B1 (en) | Bus width adapter | |
| EP0254981B1 (en) | Diagnostic circuit | |
| US3848235A (en) | Scan and read control apparatus for a disk storage drive in a computer system | |
| KR100337413B1 (ko) | 내부 집적 회로 버스를 포함하는 글로벌 직렬 버스에 제작시험 인터페이스를 연결하는 방법 및 장치 | |
| JPS6035373A (ja) | デ−タ圧縮復元方式 | |
| US5335235A (en) | FIFO based parity generator | |
| US5428763A (en) | Digital data apparatus for transferring data between a byte-wide digital data bus and a four byte-wide digital data bus | |
| JPH0576650B2 (cg-RX-API-DMAC7.html) | ||
| US4575796A (en) | Information processing unit | |
| JPS6126696B2 (cg-RX-API-DMAC7.html) | ||
| US6510483B1 (en) | Circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports | |
| US5617433A (en) | Serial data transfer apparatus | |
| US5313610A (en) | Direct memory access control device for use with a single n-bit bus with MOF the n-bits reserved for control signals and (n-m) bits reserved for data addresses | |
| US5396611A (en) | Microprocessor use in in-circuit emulator having function of discriminating user's space and in-circuit emulator space | |
| JP2526293B2 (ja) | スキャン回路アクセス装置 | |
| JPS607529A (ja) | バツフアメモリ装置 | |
| JPS59132479A (ja) | デ−タ処理回路 | |
| US4980890A (en) | Semiconductor integrated circuit | |
| JP3157662B2 (ja) | Lsi診断制御回路 | |
| JPH0271613A (ja) | 多機能予備ゲート方式 | |
| JPS6217776B2 (cg-RX-API-DMAC7.html) | ||
| JPS59211149A (ja) | コンペアストツプ方式 | |
| GB2145546A (en) | Magnetic bubble memory system | |
| JPH0219921A (ja) | ファースト・イン・ファースト・アウト・メモリ | |
| JPH02159824A (ja) | ディジタル/アナログ変換器の検査装置 |