JPS61245731A - 同期補正回路 - Google Patents

同期補正回路

Info

Publication number
JPS61245731A
JPS61245731A JP60088426A JP8842685A JPS61245731A JP S61245731 A JPS61245731 A JP S61245731A JP 60088426 A JP60088426 A JP 60088426A JP 8842685 A JP8842685 A JP 8842685A JP S61245731 A JPS61245731 A JP S61245731A
Authority
JP
Japan
Prior art keywords
signal
phase difference
transmission clock
counter
ftcp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60088426A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0320177B2 (OSRAM
Inventor
Sanai Hamaguchi
浜口　佐内
Takashi Nakamura
俊 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Co Ltd
Original Assignee
Shinko Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Co Ltd filed Critical Shinko Electric Co Ltd
Priority to JP60088426A priority Critical patent/JPS61245731A/ja
Publication of JPS61245731A publication Critical patent/JPS61245731A/ja
Publication of JPH0320177B2 publication Critical patent/JPH0320177B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Small-Scale Networks (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP60088426A 1985-04-24 1985-04-24 同期補正回路 Granted JPS61245731A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60088426A JPS61245731A (ja) 1985-04-24 1985-04-24 同期補正回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60088426A JPS61245731A (ja) 1985-04-24 1985-04-24 同期補正回路

Publications (2)

Publication Number Publication Date
JPS61245731A true JPS61245731A (ja) 1986-11-01
JPH0320177B2 JPH0320177B2 (OSRAM) 1991-03-18

Family

ID=13942455

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60088426A Granted JPS61245731A (ja) 1985-04-24 1985-04-24 同期補正回路

Country Status (1)

Country Link
JP (1) JPS61245731A (OSRAM)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0220939A (ja) * 1988-07-08 1990-01-24 Toshiba Corp ループネットワークのループ制御方式
US4943857A (en) * 1987-04-24 1990-07-24 Hitachi, Ltd. Synchronizing circuit for an external signal and an internal sampling clock signal
JPH04215341A (ja) * 1990-12-13 1992-08-06 Sumitomo Electric Ind Ltd データの受信タイミング補正装置
JPH0750683A (ja) * 1991-04-29 1995-02-21 At & T Corp 通信ネットワークと周波数同期確立方法
US9654114B2 (en) 2014-10-06 2017-05-16 Socionext Inc. Transmission circuit, integrated circuit, and parallel-to-serial conversion method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55127745A (en) * 1979-03-26 1980-10-02 Hitachi Denshi Ltd Bit buffer system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55127745A (en) * 1979-03-26 1980-10-02 Hitachi Denshi Ltd Bit buffer system

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4943857A (en) * 1987-04-24 1990-07-24 Hitachi, Ltd. Synchronizing circuit for an external signal and an internal sampling clock signal
JPH0220939A (ja) * 1988-07-08 1990-01-24 Toshiba Corp ループネットワークのループ制御方式
JPH04215341A (ja) * 1990-12-13 1992-08-06 Sumitomo Electric Ind Ltd データの受信タイミング補正装置
JPH0750683A (ja) * 1991-04-29 1995-02-21 At & T Corp 通信ネットワークと周波数同期確立方法
US9654114B2 (en) 2014-10-06 2017-05-16 Socionext Inc. Transmission circuit, integrated circuit, and parallel-to-serial conversion method

Also Published As

Publication number Publication date
JPH0320177B2 (OSRAM) 1991-03-18

Similar Documents

Publication Publication Date Title
EP0688447B1 (en) De-skewer for serial data bus
US5359630A (en) Method and apparatus for realignment of synchronous data
US4368987A (en) Conjugate-phase, remote-clock synchronizer
US5335337A (en) Programmable data transfer timing
CA2007644C (en) Common bus control method
JPS61245731A (ja) 同期補正回路
US6434705B1 (en) Method and apparatus for interfacing isochronous communication systems
CA2052811C (en) Framing bit sequence detection in digital data communication systems
JPS63202149A (ja) 同期伝送方式
JPH02244844A (ja) 通信ネットワーク局のための送受信同期化装置
JP2806568B2 (ja) 共通バス制御方式
JP2679474B2 (ja) データ同期検出方法
JPH0542209B2 (OSRAM)
JPH0834457B2 (ja) 同期式伝送システムの受信カウンタ位相同期回路
JPS6412411B2 (OSRAM)
JP2787389B2 (ja) シリアルデータ伝送システム
JPS63147253A (ja) 装置間データ転送方式
JPH0715419A (ja) 機器の制御装置
JPH02162855A (ja) ディジタルデータ通信装置
JPS63318842A (ja) 信号同期方式
JPH0586690B2 (OSRAM)
JPS6253530A (ja) Ｔｄｍａ通信装置の制御用情報発生回路
JPH0542210B2 (OSRAM)
JPS60230739A (ja) 伝送波形歪補償回路
JPS58188952A (ja) パラレル・シリアル・デ−タ伝送回路