JPS6122087U - display control circuit - Google Patents
display control circuitInfo
- Publication number
- JPS6122087U JPS6122087U JP1984105860U JP10586084U JPS6122087U JP S6122087 U JPS6122087 U JP S6122087U JP 1984105860 U JP1984105860 U JP 1984105860U JP 10586084 U JP10586084 U JP 10586084U JP S6122087 U JPS6122087 U JP S6122087U
- Authority
- JP
- Japan
- Prior art keywords
- control circuit
- display control
- dynamic memory
- address
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案の第１の実施例に於ける装置全体の構成
を示すブ爾ツク図、第２図は上記実施例に於けるアドレ
ス変検回路１６の内部回路構成を示す回路ブロック図、
第３図は上記第２図に示すアドレス変換回路１６の具体
的なアドレス変換例を示す図、第４図は上記実施例に於
ける各部の信号タイミングを示すタイムチャート、第５
図は本考案の第２の実施例に於けるアドレス変換回路１
６Ａの内部回路構成を示す回路ブロック図、第６図は上
記第５図に示すアドレス変換回路１６Ａの具体的なアド
レス変換例を示す図である。
１１・・・ＣＲＴコントローラ、１１Ａ・・・表示カウ
ンタ、１２・・・表示メモリ（Ｄ−ＲＡＭ）、１３，１
４，１５・・・選択回路、１６，１６Ａ・・・アドレス
変換回路、１７・・・パラレルーシリアル変換回路、１
訃・・データバツファ、２１，２２，３１，３２・・・
ドライバ向路。FIG. 1 is a block diagram showing the overall structure of the device in the first embodiment of the present invention, and FIG. 2 is a circuit block diagram showing the internal circuit structure of the address modification circuit 16 in the above embodiment. ,
3 is a diagram showing a specific address conversion example of the address conversion circuit 16 shown in FIG. 2, FIG. 4 is a time chart showing the signal timing of each part in the above embodiment, and FIG.
The figure shows an address conversion circuit 1 in a second embodiment of the present invention.
FIG. 6 is a circuit block diagram showing the internal circuit configuration of 6A, and is a diagram showing a specific address conversion example of the address conversion circuit 16A shown in FIG. 5 above. 11...CRT controller, 11A...display counter, 12...display memory (D-RAM), 13,1
4, 15... Selection circuit, 16, 16A... Address conversion circuit, 17... Parallel-to-serial conversion circuit, 1
Death...data buffer, 21, 22, 31, 32...
Driver direction.
Claims (1)
ダイナミックメモリと、このダイナミックメモリに格納
された表示データの読出し時に於ける表示動作に同期し
て計数されるカウンタと、このカウン・タの各ビット出
力のうち、最上位ビット及び該ビットに連続する複数の
上位ビットと最下位ビットを含む少なくとも下位１ビッ
トを前記タイナミツクメモリのカラムアドレスへ入力し
、残りの複数ビットをロウアドレスへ入力するアドレス
変換回路とを具備してなることを特徴とする表示制御回
路。A dynamic memory that is addressed by a row address and a column address, a counter that counts in synchronization with the display operation when reading display data stored in this dynamic memory, and each bit output of this counter. an address conversion circuit that inputs at least one lower bit, including the most significant bit and a plurality of upper bits and least significant bits consecutive to the most significant bit, to a column address of the dynamic memory, and inputs the remaining plurality of bits to a row address; A display control circuit comprising:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984105860U JPS6122087U (en) | 1984-07-13 | 1984-07-13 | display control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984105860U JPS6122087U (en) | 1984-07-13 | 1984-07-13 | display control circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6122087U true JPS6122087U (en) | 1986-02-08 |
Family
ID=30665165
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1984105860U Pending JPS6122087U (en) | 1984-07-13 | 1984-07-13 | display control circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6122087U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5994095A (en) * | 1982-11-22 | 1984-05-30 | Fujitsu Ltd | Permeation type optical sensor |
-
1984
- 1984-07-13 JP JP1984105860U patent/JPS6122087U/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5994095A (en) * | 1982-11-22 | 1984-05-30 | Fujitsu Ltd | Permeation type optical sensor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6122087U (en) | display control circuit | |
| JPH01164562U (en) | ||
| JPS6074298U (en) | Matrix memory system for data conversion | |
| JPS58165674U (en) | CRT display device | |
| JPS6293250U (en) | ||
| JPS59164086U (en) | Screen memory control circuit | |
| JPS5851361U (en) | Microcomputer control circuit | |
| JPS6233095U (en) | ||
| JPS63161499U (en) | ||
| JPS5865090U (en) | Character generation circuit | |
| JPS60135929U (en) | large scale integrated circuit | |
| JPS59161185U (en) | Digital image display circuit | |
| JPS60166055U (en) | Storage device for data transfer between CPUs for controlling in-vehicle electronic equipment | |
| JPH0166697U (en) | ||
| JPS59134838U (en) | memory access recording device | |
| JPS6133090U (en) | display control device | |
| JPS61136396U (en) | ||
| JPS60107988U (en) | personal computer | |
| JPS60164258U (en) | data transfer control device | |
| JPS6294498U (en) | ||
| JPS61141998U (en) | ||
| JPS62117796U (en) | ||
| JPS58140599U (en) | Dynamic random access memory control circuit | |
| JPS6313500U (en) | ||
| JPS6047380U (en) | Channel conversion control device |