JPS61187067A - マルチプロセサシステム - Google Patents

マルチプロセサシステム

Info

Publication number
JPS61187067A
JPS61187067A JP2624785A JP2624785A JPS61187067A JP S61187067 A JPS61187067 A JP S61187067A JP 2624785 A JP2624785 A JP 2624785A JP 2624785 A JP2624785 A JP 2624785A JP S61187067 A JPS61187067 A JP S61187067A
Authority
JP
Japan
Prior art keywords
bus
processor
signal
common
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2624785A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0217820B2 (enExample
Inventor
Yoshiharu Taki
滝　義春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2624785A priority Critical patent/JPS61187067A/ja
Publication of JPS61187067A publication Critical patent/JPS61187067A/ja
Publication of JPH0217820B2 publication Critical patent/JPH0217820B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
JP2624785A 1985-02-15 1985-02-15 マルチプロセサシステム Granted JPS61187067A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2624785A JPS61187067A (ja) 1985-02-15 1985-02-15 マルチプロセサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2624785A JPS61187067A (ja) 1985-02-15 1985-02-15 マルチプロセサシステム

Publications (2)

Publication Number Publication Date
JPS61187067A true JPS61187067A (ja) 1986-08-20
JPH0217820B2 JPH0217820B2 (enExample) 1990-04-23

Family

ID=12187957

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2624785A Granted JPS61187067A (ja) 1985-02-15 1985-02-15 マルチプロセサシステム

Country Status (1)

Country Link
JP (1) JPS61187067A (enExample)

Also Published As

Publication number Publication date
JPH0217820B2 (enExample) 1990-04-23

Similar Documents

Publication Publication Date Title
US4449183A (en) Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
EP0581335B1 (en) Data processing system having units competing for access to shared resources and arbitration unit responsive to the status of the shared resources
US4423384A (en) Asynchronous multi-port arbiter
JPH0354375B2 (enExample)
JPS5878246A (ja) アクセス調整装置及び方法
JPH04283805A (ja) マイクロプロセッサシステムを動作させるための装置
US4482949A (en) Unit for prioritizing earlier and later arriving input requests
JPS61187067A (ja) マルチプロセサシステム
JPH0210459A (ja) バス使用権決定方式
US6105082A (en) Data processor used in a data transfer system which includes a detection circuit for detecting whether processor uses bus in a forthcoming cycle
JPH02143363A (ja) マルチプロセッサ装置における共通メモリ制御方法
JP2990692B2 (ja) バス獲得制御方式
JPH11203253A (ja) 共有資源排他アクセス制御方式
JPH0234062B2 (ja) Maruchipurosetsusashisutemuniokerumemoriakusesuseigyohoshiki
JPH04250553A (ja) プログラマブルコントローラ
JPS63214866A (ja) 共有バス制御回路
KR950009574B1 (ko) 메모리 액세스 제어장치
KR100258631B1 (ko) 멀티 프로세서 시스템의 버스 사용권 중재 장치
JPS6217263B2 (enExample)
JPS6355656A (ja) バス制御回路
JPS6257050A (ja) 共有メモリ装置
JPH0434187B2 (enExample)
JPS63247857A (ja) アクセス調停回路
KR19990058860A (ko) 인터럽트를 이용한 1:엔 프로세서간의 시분할 디피램통신 방법
JPH04148453A (ja) アービトレーション制御方式