JPS6117628Y2 - - Google Patents
Info
- Publication number
- JPS6117628Y2 JPS6117628Y2 JP16754080U JP16754080U JPS6117628Y2 JP S6117628 Y2 JPS6117628 Y2 JP S6117628Y2 JP 16754080 U JP16754080 U JP 16754080U JP 16754080 U JP16754080 U JP 16754080U JP S6117628 Y2 JPS6117628 Y2 JP S6117628Y2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- comparator
- output
- resistor
- level value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 11
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16754080U JPS6117628Y2 (en:Method) | 1980-11-25 | 1980-11-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16754080U JPS6117628Y2 (en:Method) | 1980-11-25 | 1980-11-25 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5791342U JPS5791342U (en:Method) | 1982-06-05 |
| JPS6117628Y2 true JPS6117628Y2 (en:Method) | 1986-05-29 |
Family
ID=29526169
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16754080U Expired JPS6117628Y2 (en:Method) | 1980-11-25 | 1980-11-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6117628Y2 (en:Method) |
-
1980
- 1980-11-25 JP JP16754080U patent/JPS6117628Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5791342U (en:Method) | 1982-06-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4611136A (en) | Signal delay generating circuit | |
| JPH0449287B2 (en:Method) | ||
| JPS6053924B2 (ja) | リミツタ回路 | |
| US5939902A (en) | Integrating circuit internally included in semiconductor device | |
| JPS6117628Y2 (en:Method) | ||
| JP2533201B2 (ja) | Ａｍ検波回路 | |
| US4614884A (en) | Input interface circuit as a buffer of a logic device to improve the signal to noise ratio of the logic device | |
| US4335322A (en) | Pulse generator for producing a pulse having a pulse width dependent on an input signal | |
| JPS5921549Y2 (ja) | 単安定マルチバイブレ−タ | |
| JPH0230902Y2 (en:Method) | ||
| JPH0537549Y2 (en:Method) | ||
| JPS6025154Y2 (ja) | ミユ−テイング回路 | |
| US3986056A (en) | Circuit for transforming a trigger signal into a pulse | |
| JPH0413695Y2 (en:Method) | ||
| JP2832198B2 (ja) | レベルシフト回路 | |
| JPS62294974A (ja) | パルス周期検出回路 | |
| JP2829773B2 (ja) | コンパレータ回路 | |
| JP2623954B2 (ja) | 利得可変増幅器 | |
| JPS625538B2 (en:Method) | ||
| JPS6022568B2 (ja) | 電源電圧監視回路 | |
| JPS5821235Y2 (ja) | タンアンテイマルチバイブレ−タ | |
| JPH0115217Y2 (en:Method) | ||
| JPH0233407Y2 (en:Method) | ||
| JPS645384Y2 (en:Method) | ||
| JP2993104B2 (ja) | ピーク検波回路 |