JPS61170850A - デ−タ転送装置 - Google Patents

デ−タ転送装置

Info

Publication number
JPS61170850A
JPS61170850A JP60012043A JP1204385A JPS61170850A JP S61170850 A JPS61170850 A JP S61170850A JP 60012043 A JP60012043 A JP 60012043A JP 1204385 A JP1204385 A JP 1204385A JP S61170850 A JPS61170850 A JP S61170850A
Authority
JP
Japan
Prior art keywords
error
centralized control
microprogram
channel
control unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60012043A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0514932B2 (enExample
Inventor
Hajime Oyadomari
親泊 肇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60012043A priority Critical patent/JPS61170850A/ja
Publication of JPS61170850A publication Critical patent/JPS61170850A/ja
Publication of JPH0514932B2 publication Critical patent/JPH0514932B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP60012043A 1985-01-24 1985-01-24 デ−タ転送装置 Granted JPS61170850A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60012043A JPS61170850A (ja) 1985-01-24 1985-01-24 デ−タ転送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60012043A JPS61170850A (ja) 1985-01-24 1985-01-24 デ−タ転送装置

Publications (2)

Publication Number Publication Date
JPS61170850A true JPS61170850A (ja) 1986-08-01
JPH0514932B2 JPH0514932B2 (enExample) 1993-02-26

Family

ID=11794565

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60012043A Granted JPS61170850A (ja) 1985-01-24 1985-01-24 デ−タ転送装置

Country Status (1)

Country Link
JP (1) JPS61170850A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5876924A (ja) * 1981-10-30 1983-05-10 Nec Corp デ−タ転送装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5876924A (ja) * 1981-10-30 1983-05-10 Nec Corp デ−タ転送装置

Also Published As

Publication number Publication date
JPH0514932B2 (enExample) 1993-02-26

Similar Documents

Publication Publication Date Title
US3964055A (en) Data processing system employing one of a plurality of identical processors as a controller
JPS6235704B2 (enExample)
JPS61170850A (ja) デ−タ転送装置
JPS6159941A (ja) マルチドロツプ接続端末制御方式
US6832331B1 (en) Fault tolerant mastership system and method
CN100490343C (zh) 一种通讯设备中主备用单元倒换的实现方法和装置
JPS6112580B2 (enExample)
JPS6339065A (ja) デ−タ転送装置
JPS61170849A (ja) デ−タ転送装置
JPH0255816B2 (enExample)
JPS6113627B2 (enExample)
JPS6314244A (ja) エラ−処理回路
JPS62166401A (ja) 電子計算機の多重化システム
JPH04235656A (ja) チャネル装置制御方式
JPH03278213A (ja) 拡張記憶装置の電源状態遷移検出・報告方法
JP3015537B2 (ja) 電子計算機の二重化方式
JPS6112147A (ja) デ−タ通信方式
JP2658813B2 (ja) 入出力チャネル障害復旧装置
JPS6230464B2 (enExample)
JPH02212946A (ja) 情報処理装置の障害通知方式
JPH02171845A (ja) バス方式
JPH0331953A (ja) 情報処理装置
JPS61180338A (ja) 割込入力装置
JPS62219050A (ja) 二重化端末制御装置の構成変更方法
JPS61148539A (ja) 情報処理装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term