JPS61166671A - 複合プロセツサ制御方式 - Google Patents

複合プロセツサ制御方式

Info

Publication number
JPS61166671A
JPS61166671A JP799385A JP799385A JPS61166671A JP S61166671 A JPS61166671 A JP S61166671A JP 799385 A JP799385 A JP 799385A JP 799385 A JP799385 A JP 799385A JP S61166671 A JPS61166671 A JP S61166671A
Authority
JP
Japan
Prior art keywords
processor
bus
state
arbitration
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP799385A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0156420B2 (enrdf_load_stackoverflow
Inventor
Naoki Koizumi
直樹 小泉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panafacom Ltd
Original Assignee
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panafacom Ltd filed Critical Panafacom Ltd
Priority to JP799385A priority Critical patent/JPS61166671A/ja
Publication of JPS61166671A publication Critical patent/JPS61166671A/ja
Publication of JPH0156420B2 publication Critical patent/JPH0156420B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Bus Control (AREA)
JP799385A 1985-01-19 1985-01-19 複合プロセツサ制御方式 Granted JPS61166671A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP799385A JPS61166671A (ja) 1985-01-19 1985-01-19 複合プロセツサ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP799385A JPS61166671A (ja) 1985-01-19 1985-01-19 複合プロセツサ制御方式

Publications (2)

Publication Number Publication Date
JPS61166671A true JPS61166671A (ja) 1986-07-28
JPH0156420B2 JPH0156420B2 (enrdf_load_stackoverflow) 1989-11-30

Family

ID=11680925

Family Applications (1)

Application Number Title Priority Date Filing Date
JP799385A Granted JPS61166671A (ja) 1985-01-19 1985-01-19 複合プロセツサ制御方式

Country Status (1)

Country Link
JP (1) JPS61166671A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63257051A (ja) * 1987-04-15 1988-10-24 Hitachi Ltd マルチコンピユ−タシステム
US6143404A (en) * 1996-12-20 2000-11-07 Technic Gum Lining for a driving or return drum of a conveyor belt

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63257051A (ja) * 1987-04-15 1988-10-24 Hitachi Ltd マルチコンピユ−タシステム
US6143404A (en) * 1996-12-20 2000-11-07 Technic Gum Lining for a driving or return drum of a conveyor belt

Also Published As

Publication number Publication date
JPH0156420B2 (enrdf_load_stackoverflow) 1989-11-30

Similar Documents

Publication Publication Date Title
EP0318221B1 (en) Controlling responding by users of an intercommunications bus
US4602327A (en) Bus master capable of relinquishing bus on request and retrying bus cycle
EP0165600B1 (en) Input/output bus for computer
DE3788805T2 (de) Prioritaetstechnik für einen zerteilten transaktionsbus in einem multiprozessorrechnersystem.
EP0132157A2 (en) Data processing system having dual processors
US5301282A (en) Controlling bus allocation using arbitration hold
NZ228785A (en) Microcomputer with cache subsystem: preempt signal limits access time of peripheral unit
JPH05197671A (ja) マスター・スレーブ通信方法
CA2021832C (en) Apparatus and method for improving the communication efficiency between a host processor and peripheral devices connected by an scsi bus
JPH0354375B2 (enrdf_load_stackoverflow)
NZ235801A (en) Computer bus interface with break in logic.
US4979099A (en) Quasi-fair arbitration scheme with default owner speedup
JPH07271717A (ja) データ処理装置
US5455912A (en) High speed/low overhead bus arbitration apparatus and method for arbitrating a system bus
JPS61166671A (ja) 複合プロセツサ制御方式
JPH10283310A (ja) マルチプロセッサ・システムにおけるバス・アービトレーションの方法及び装置
JPH0581178A (ja) パイプラインバス
JPH0962640A (ja) 共有メモリのアクセス制御方法
JPH0248765A (ja) マルチプロセッサ間データ転送システム
JPH06266657A (ja) 情報処理装置
JP2985496B2 (ja) Ｄｍａ転送方式
JPH0525135B2 (enrdf_load_stackoverflow)
JP2836591B2 (ja) プロセッサ間バス伝送方法及びプロセッサ間バス伝送システム
KR100243868B1 (ko) 주 전산기에서의 중재로직 방법
JPS63236153A (ja) 記憶装置