JPS61162886A - メモリアクセス方式 - Google Patents
メモリアクセス方式Info
- Publication number
- JPS61162886A JPS61162886A JP60003096A JP309685A JPS61162886A JP S61162886 A JPS61162886 A JP S61162886A JP 60003096 A JP60003096 A JP 60003096A JP 309685 A JP309685 A JP 309685A JP S61162886 A JPS61162886 A JP S61162886A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- memory
- address
- cas
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims description 66
- 238000000034 method Methods 0.000 claims description 7
- 230000003111 delayed effect Effects 0.000 claims description 3
- 230000004044 response Effects 0.000 claims 1
- 102100020800 DNA damage-regulated autophagy modulator protein 1 Human genes 0.000 description 8
- 101000931929 Homo sapiens DNA damage-regulated autophagy modulator protein 1 Proteins 0.000 description 8
- 230000000630 rising effect Effects 0.000 description 8
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 6
- 238000007796 conventional method Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000003079 width control Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60003096A JPS61162886A (ja) | 1985-01-11 | 1985-01-11 | メモリアクセス方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60003096A JPS61162886A (ja) | 1985-01-11 | 1985-01-11 | メモリアクセス方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61162886A true JPS61162886A (ja) | 1986-07-23 |
| JPH0556598B2 JPH0556598B2 (enrdf_load_stackoverflow) | 1993-08-19 |
Family
ID=11547809
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60003096A Granted JPS61162886A (ja) | 1985-01-11 | 1985-01-11 | メモリアクセス方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61162886A (enrdf_load_stackoverflow) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63136150A (ja) * | 1986-11-27 | 1988-06-08 | Matsushita Electric Ind Co Ltd | メモリ制御装置 |
| JPS63144491A (ja) * | 1986-12-05 | 1988-06-16 | Alps Electric Co Ltd | ダイナミツクｒａｍのコントロ−ル方式 |
| JPH02210685A (ja) * | 1989-02-10 | 1990-08-22 | Tokyo Electric Co Ltd | Ｄｒａｍコントローラ |
| US5732284A (en) * | 1995-03-31 | 1998-03-24 | Nec Corporation | Direct memory access (DMA) controller utilizing a delayed column address strobe (CAS) signal |
-
1985
- 1985-01-11 JP JP60003096A patent/JPS61162886A/ja active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63136150A (ja) * | 1986-11-27 | 1988-06-08 | Matsushita Electric Ind Co Ltd | メモリ制御装置 |
| JPS63144491A (ja) * | 1986-12-05 | 1988-06-16 | Alps Electric Co Ltd | ダイナミツクｒａｍのコントロ−ル方式 |
| JPH02210685A (ja) * | 1989-02-10 | 1990-08-22 | Tokyo Electric Co Ltd | Ｄｒａｍコントローラ |
| US5732284A (en) * | 1995-03-31 | 1998-03-24 | Nec Corporation | Direct memory access (DMA) controller utilizing a delayed column address strobe (CAS) signal |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0556598B2 (enrdf_load_stackoverflow) | 1993-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6519675B1 (en) | Two step memory device command buffer apparatus and method and memory devices and computer systems using same | |
| JP4077874B2 (ja) | ダイナミック・ランダム・アクセス・メモリ・システム | |
| EP0199134B1 (en) | High performance memory system | |
| US6321343B1 (en) | Semiconductor memory system comprising synchronous DRAM and controller thereof | |
| KR100393860B1 (ko) | 랜덤액세스메모리 | |
| US5946260A (en) | Method and system for storing and processing multiple memory addresses | |
| US6035371A (en) | Method and apparatus for addressing a static random access memory device based on signals for addressing a dynamic memory access device | |
| KR100679370B1 (ko) | 메모리 소자에서의 워드 순서지정 방법 | |
| JP4618758B2 (ja) | クワッドデータレートシンクロナス半導体メモリ装置の駆動方法 | |
| JP3177094B2 (ja) | 半導体記憶装置 | |
| JPH0845277A (ja) | 半導体記憶装置 | |
| US6370627B1 (en) | Memory device command buffer apparatus and method and memory devices and computer systems using same | |
| JPS59129989A (ja) | デユアル・ポ−ト型ダイナミツク・ランダム・アクセス・メモリ・セル及びその動作方法 | |
| JPS61162886A (ja) | メモリアクセス方式 | |
| US6138214A (en) | Synchronous dynamic random access memory architecture for sequential burst mode | |
| KR20000016848A (ko) | 반도체기억장치 | |
| US6504767B1 (en) | Double data rate memory device having output data path with different number of latches | |
| US5363337A (en) | Integrated circuit memory with variable addressing of memory cells | |
| JPH0676581A (ja) | 同期型スタチックメモリ | |
| KR100229260B1 (ko) | 디램 제어회로 | |
| JPH1165920A (ja) | メモリ制御方法 | |
| JPH0746495B2 (ja) | Ｄｒａｍのパリティ生成・チェック方式 | |
| JPH02132695A (ja) | メモリ回路 | |
| JPH022236B2 (enrdf_load_stackoverflow) | ||
| JPH05334198A (ja) | メモリ制御装置 |