JPS61162886A - メモリアクセス方式 - Google Patents

メモリアクセス方式

Info

Publication number
JPS61162886A
JPS61162886A JP60003096A JP309685A JPS61162886A JP S61162886 A JPS61162886 A JP S61162886A JP 60003096 A JP60003096 A JP 60003096A JP 309685 A JP309685 A JP 309685A JP S61162886 A JPS61162886 A JP S61162886A
Authority
JP
Japan
Prior art keywords
signal
memory
address
cas
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60003096A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0556598B2 (cs
Inventor
Akihiro Wakamatsu
若松　明博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP60003096A priority Critical patent/JPS61162886A/ja
Publication of JPS61162886A publication Critical patent/JPS61162886A/ja
Publication of JPH0556598B2 publication Critical patent/JPH0556598B2/ja
Granted legal-status Critical Current

Links

JP60003096A 1985-01-11 1985-01-11 メモリアクセス方式 Granted JPS61162886A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60003096A JPS61162886A (ja) 1985-01-11 1985-01-11 メモリアクセス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60003096A JPS61162886A (ja) 1985-01-11 1985-01-11 メモリアクセス方式

Publications (2)

Publication Number Publication Date
JPS61162886A true JPS61162886A (ja) 1986-07-23
JPH0556598B2 JPH0556598B2 (cs) 1993-08-19

Family

ID=11547809

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60003096A Granted JPS61162886A (ja) 1985-01-11 1985-01-11 メモリアクセス方式

Country Status (1)

Country Link
JP (1) JPS61162886A (cs)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63136150A (ja) * 1986-11-27 1988-06-08 Matsushita Electric Ind Co Ltd メモリ制御装置
JPS63144491A (ja) * 1986-12-05 1988-06-16 Alps Electric Co Ltd ダイナミツクｒａｍのコントロ−ル方式
JPH02210685A (ja) * 1989-02-10 1990-08-22 Tokyo Electric Co Ltd Ｄｒａｍコントローラ
US5732284A (en) * 1995-03-31 1998-03-24 Nec Corporation Direct memory access (DMA) controller utilizing a delayed column address strobe (CAS) signal

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63136150A (ja) * 1986-11-27 1988-06-08 Matsushita Electric Ind Co Ltd メモリ制御装置
JPS63144491A (ja) * 1986-12-05 1988-06-16 Alps Electric Co Ltd ダイナミツクｒａｍのコントロ−ル方式
JPH02210685A (ja) * 1989-02-10 1990-08-22 Tokyo Electric Co Ltd Ｄｒａｍコントローラ
US5732284A (en) * 1995-03-31 1998-03-24 Nec Corporation Direct memory access (DMA) controller utilizing a delayed column address strobe (CAS) signal

Also Published As

Publication number Publication date
JPH0556598B2 (cs) 1993-08-19

Similar Documents

Publication Publication Date Title
US6519675B1 (en) Two step memory device command buffer apparatus and method and memory devices and computer systems using same
JP4077874B2 (ja) ダイナミック・ランダム・アクセス・メモリ・システム
EP0199134B1 (en) High performance memory system
US6321343B1 (en) Semiconductor memory system comprising synchronous DRAM and controller thereof
KR100393860B1 (ko) 랜덤액세스메모리
US5946260A (en) Method and system for storing and processing multiple memory addresses
US6035371A (en) Method and apparatus for addressing a static random access memory device based on signals for addressing a dynamic memory access device
JP4199658B2 (ja) 読出及び書込動作でバースト順序が異なるアドレッシングを行うメモリデバイス
JP4618758B2 (ja) クワッドデータレートシンクロナス半導体メモリ装置の駆動方法
JP3177094B2 (ja) 半導体記憶装置
JPH0845277A (ja) 半導体記憶装置
US6370627B1 (en) Memory device command buffer apparatus and method and memory devices and computer systems using same
JPS59129989A (ja) デユアル・ポ−ト型ダイナミツク・ランダム・アクセス・メモリ・セル及びその動作方法
JPS61162886A (ja) メモリアクセス方式
US6138214A (en) Synchronous dynamic random access memory architecture for sequential burst mode
KR20000016848A (ko) 반도체기억장치
US6504767B1 (en) Double data rate memory device having output data path with different number of latches
US5363337A (en) Integrated circuit memory with variable addressing of memory cells
JPH0676581A (ja) 同期型スタチックメモリ
JPH1165920A (ja) メモリ制御方法
JPH0746495B2 (ja) Ｄｒａｍのパリティ生成・チェック方式
JPH02132695A (ja) メモリ回路
JPH022236B2 (cs)
JPH05334198A (ja) メモリ制御装置
KR19980028922A (ko) 반도체 메모리 장치