JPS6116082B2 - - Google Patents
Info
- Publication number
- JPS6116082B2 JPS6116082B2 JP12644580A JP12644580A JPS6116082B2 JP S6116082 B2 JPS6116082 B2 JP S6116082B2 JP 12644580 A JP12644580 A JP 12644580A JP 12644580 A JP12644580 A JP 12644580A JP S6116082 B2 JPS6116082 B2 JP S6116082B2
- Authority
- JP
- Japan
- Prior art keywords
- data output
- memory
- address input
- output terminal
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 25
- 238000010586 diagram Methods 0.000 description 5
- 230000005284 excitation Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12644580A JPS5752904A (en) | 1980-09-11 | 1980-09-11 | Control circuit using memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12644580A JPS5752904A (en) | 1980-09-11 | 1980-09-11 | Control circuit using memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5752904A JPS5752904A (en) | 1982-03-29 |
| JPS6116082B2 true JPS6116082B2 (enrdf_load_stackoverflow) | 1986-04-28 |
Family
ID=14935383
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12644580A Granted JPS5752904A (en) | 1980-09-11 | 1980-09-11 | Control circuit using memory |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5752904A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02103371U (enrdf_load_stackoverflow) * | 1989-02-06 | 1990-08-16 |
-
1980
- 1980-09-11 JP JP12644580A patent/JPS5752904A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02103371U (enrdf_load_stackoverflow) * | 1989-02-06 | 1990-08-16 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5752904A (en) | 1982-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0290308A (ja) | クロック切替回路 | |
| JPS58501061A (ja) | 拡張アドレス機能を有するコンピユ−タ | |
| KR970029804A (ko) | 디램 | |
| JPH03176681A (ja) | Icデバイス | |
| JPS6116082B2 (enrdf_load_stackoverflow) | ||
| CA2022586A1 (en) | Scan converter control circuit having memories and address generator for generating zigzag address signal supplied to the memories | |
| US4903343A (en) | Magnetic digital data storage system | |
| JP2725137B2 (ja) | 順次切替回路 | |
| JP2951131B2 (ja) | 発振回路 | |
| JPS5918603Y2 (ja) | ラツチリレ−の駆動回路 | |
| JPS6243196B2 (enrdf_load_stackoverflow) | ||
| JPS6326892A (ja) | メモリ装置 | |
| JPH02231813A (ja) | 入力切換装置 | |
| JPS62117650U (enrdf_load_stackoverflow) | ||
| KR0183908B1 (ko) | 반도체장치의 크리스탈 및 알씨 겸용 발진회로 | |
| KR960005168Y1 (ko) | 프로그래머블 로직콘트롤러 | |
| JPS6315620B2 (enrdf_load_stackoverflow) | ||
| JPH0517711Y2 (enrdf_load_stackoverflow) | ||
| KR940008120Y1 (ko) | 디스플레이용 메모리 제어회로 | |
| JPH0660637A (ja) | 半導体記憶装置 | |
| KR890002780A (ko) | Lsi의 모드 설정회로 | |
| JPS5812799B2 (ja) | スイッチ網 | |
| JPH0541659A (ja) | 記憶素子を用いた計数回路 | |
| JPH04229285A (ja) | データ設定回路 | |
| JPS63234719A (ja) | マトリクススイツチ制御装置 |