JPS6115863U - 2-phase differential PSK modulation circuit - Google Patents

2-phase differential PSK modulation circuit

Info

Publication number
JPS6115863U
JPS6115863U JP9952884U JP9952884U JPS6115863U JP S6115863 U JPS6115863 U JP S6115863U JP 9952884 U JP9952884 U JP 9952884U JP 9952884 U JP9952884 U JP 9952884U JP S6115863 U JPS6115863 U JP S6115863U
Authority
JP
Japan
Prior art keywords
phase differential
modulation circuit
circuit
differential psk
psk modulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9952884U
Other languages
Japanese (ja)
Inventor
恒雄 宮本
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP9952884U priority Critical patent/JPS6115863U/en
Publication of JPS6115863U publication Critical patent/JPS6115863U/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第１，２図は、それぞれこの考案の２相差分ＰＳＫ変調
回路の一実施例を示す回路構成図及び回路各部の信号波
形図、第３図は、この従来の２相差分ＰＳＫ変調回路の
一例を示す回路構成図である。 １１・・・・・・２相差分ＰＳＫ変調回路、２・・・・
・・中央処理装置、３・・・・・・通信制御回路、４・
・・・・・ＪＫ型フリツプフロツプ回路、７・・・・・
・平衡変調器、８・・・・・・発振回路、９・・・・・
・分周回路、１０・・・・・・クロツク信号発生回路。Figures 1 and 2 are circuit configuration diagrams and signal waveform diagrams of various parts of the circuit, respectively, showing an embodiment of the two-phase differential PSK modulation circuit of this invention, and Figure 3 is an example of the conventional two-phase differential PSK modulation circuit. FIG. 11...Two-phase differential PSK modulation circuit, 2...
...Central processing unit, 3...Communication control circuit, 4.
...JK type flip-flop circuit, 7...
・Balanced modulator, 8...Oscillation circuit, 9...
- Frequency divider circuit, 10...Clock signal generation circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ＪＫ入力端子にデータが入力されるＪＫ型フリツプフロ
ツプ回路のＱ出力とＱ出力が入力される平衡変調器から
、これら入力信号レベルのハイ、口−に対応して１８０
度位相が異なる信号成分をもつ２相差分ＰＳＫ、変調出
力を送出する２相差分ＰＳＫ変調回路において、前ＥＪ
Ｋ型フリツプフロツプ回路のクロツク入力端子に接続さ
れ、前記データの入力期間のほぼ中央でクロック信号を
供給するクロツク信号発生回路を設けてなる２相差分Ｐ
ＳＫ変調回路。From the Q output of the JK type flip-flop circuit to which data is input to the JK input terminal and the balanced modulator to which the Q output is input, 180
In a two-phase differential PSK modulation circuit that sends out a two-phase differential PSK modulated output having signal components with different degrees and phases, the front EJ
A two-phase differential P which is connected to a clock input terminal of a K-type flip-flop circuit and is provided with a clock signal generation circuit that supplies a clock signal at approximately the center of the data input period.
SK modulation circuit.
JP9952884U 1984-06-29 1984-06-29 2-phase differential PSK modulation circuit Pending JPS6115863U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9952884U JPS6115863U (en) 1984-06-29 1984-06-29 2-phase differential PSK modulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9952884U JPS6115863U (en) 1984-06-29 1984-06-29 2-phase differential PSK modulation circuit

Publications (1)

Publication Number Publication Date
JPS6115863U true JPS6115863U (en) 1986-01-29

Family

ID=30659032

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9952884U Pending JPS6115863U (en) 1984-06-29 1984-06-29 2-phase differential PSK modulation circuit

Country Status (1)

Country Link
JP (1) JPS6115863U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63106416U (en) * 1986-12-29 1988-07-09

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53128966A (en) * 1977-04-15 1978-11-10 Northern Telecom Ltd Split ring digital phase modulator

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53128966A (en) * 1977-04-15 1978-11-10 Northern Telecom Ltd Split ring digital phase modulator

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63106416U (en) * 1986-12-29 1988-07-09
JPH0321224Y2 (en) * 1986-12-29 1991-05-09

Similar Documents

Publication Publication Date Title
JPS6115863U (en) 2-phase differential PSK modulation circuit
JPS59157335U (en) Multiphase clock generation circuit
JPS6264119A (en) Timing generating circuit
JPS604042U (en) Frequency divider circuit
JPH0223124U (en)
JPS58152029U (en) Narrow pulse generation circuit
JPS60121332U (en) 8-phase shift pulse generation circuit
JPS60127016U (en) crystal oscillator
JPS60145722U (en) mixer circuit
JPS60137377U (en) Rotation direction determination circuit for rotating body
JPH01169828U (en)
JPS593632U (en) time delay circuit
JPS5950117U (en) Attenuator circuit
JPS6140760U (en) Digital signal correction device
JPS618313U (en) constant voltage circuit
JPS60153013U (en) Double balanced diode mixer
JPS60132063U (en) 0-π modulator
JPS6147531U (en) D flip-flop for holding switch input
JPS5890723U (en) limit circuit
JPS6239300U (en)
JPS5994438U (en) Noise removal circuit
JPS61126296U (en)
JPS6183359U (en)
JPS60123768U (en) Tape recording modulation circuit
JPS6035636U (en) Flip-flop circuit with inversion inhibit mode