JPS60121332U - 8-phase shift pulse generation circuit - Google Patents

8-phase shift pulse generation circuit

Info

Publication number
JPS60121332U
JPS60121332U JP764984U JP764984U JPS60121332U JP S60121332 U JPS60121332 U JP S60121332U JP 764984 U JP764984 U JP 764984U JP 764984 U JP764984 U JP 764984U JP S60121332 U JPS60121332 U JP S60121332U
Authority
JP
Japan
Prior art keywords
terminal
stage
output
phase shift
generation circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP764984U
Other languages
Japanese (ja)
Inventor
誠 長谷川
Original Assignee
日立電子株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日立電子株式会社 filed Critical 日立電子株式会社
Priority to JP764984U priority Critical patent/JPS60121332U/en
Publication of JPS60121332U publication Critical patent/JPS60121332U/en
Pending legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第１図、第２図は従来の８相シフトパルス発生回路、１
は２人力論理積回路、２は電源波人時の　　。Figures 1 and 2 show a conventional 8-phase shift pulse generation circuit.
is a 2-person logical product circuit, and 2 is a power wave human-powered logic circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 出力端子としてＱ端子を用い、入力端子としてＤ端子を
用い前段のＱ端子と次段のＤ端子とを接続゛し、かつ最
終段のＱ端子の否定出力を初段のＤ端子に接続し、かつ
クロック端子を共通接続として該クロック端子へクロッ
クパルスを与える４段のフリップフロップ回路に於て、
強制制御端子として共通接続されたセット端子又はリセ
ット端子を用い、１段目のＱ端子出力と２段目のＱ端子
の否定出力と３段目のＱ端子出力の論理積出力を該セッ
ト又はリセット端子に接続したことを特徴とする８相シ
フトノタルス発生回路。The Q terminal is used as an output terminal, the D terminal is used as an input terminal, the Q terminal of the previous stage is connected to the D terminal of the next stage, and the negative output of the Q terminal of the final stage is connected to the D terminal of the first stage, and In a four-stage flip-flop circuit that connects clock terminals in common and supplies clock pulses to the clock terminals,
Using a commonly connected set terminal or reset terminal as a forced control terminal, set or reset the AND output of the first stage Q terminal output, the negative output of the second stage Q terminal, and the third stage Q terminal output. An 8-phase shift notarus generating circuit characterized in that it is connected to a terminal.
JP764984U 1984-01-25 1984-01-25 8-phase shift pulse generation circuit Pending JPS60121332U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP764984U JPS60121332U (en) 1984-01-25 1984-01-25 8-phase shift pulse generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP764984U JPS60121332U (en) 1984-01-25 1984-01-25 8-phase shift pulse generation circuit

Publications (1)

Publication Number Publication Date
JPS60121332U true JPS60121332U (en) 1985-08-16

Family

ID=30486195

Family Applications (1)

Application Number Title Priority Date Filing Date
JP764984U Pending JPS60121332U (en) 1984-01-25 1984-01-25 8-phase shift pulse generation circuit

Country Status (1)

Country Link
JP (1) JPS60121332U (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5332642A (en) * 1976-09-07 1978-03-28 Hitachi Ltd Timing generating circuit
JPS58161534A (en) * 1982-03-19 1983-09-26 Nec Home Electronics Ltd Signal selecting circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5332642A (en) * 1976-09-07 1978-03-28 Hitachi Ltd Timing generating circuit
JPS58161534A (en) * 1982-03-19 1983-09-26 Nec Home Electronics Ltd Signal selecting circuit

Similar Documents

Publication Publication Date Title
JPS60121332U (en) 8-phase shift pulse generation circuit
JPS59152827U (en) Pulse generation circuit
JPS5834437U (en) Pulse generation circuit
JPS60127034U (en) Waveform processing circuit
JPS643329U (en)
JPS593632U (en) time delay circuit
JPS59192741U (en) CMI code clock extraction circuit
JPS58152029U (en) Narrow pulse generation circuit
JPH0163224U (en)
JPS5994438U (en) Noise removal circuit
JPS633629U (en)
JPS60109102U (en) digital control circuit
JPS63152316U (en)
JPS5937642U (en) Standby signal generator
JPS58522U (en) Pulse width shaping circuit
JPS58158540U (en) Pulse selection circuit
JPS6332398U (en)
JPS60192199U (en) programmable selection circuit
JPH0439740U (en)
JPS5882041U (en) Reset signal generation circuit
JPS62109522U (en)
JPS63108234U (en)
JPS6316713U (en)
JPS60111124U (en) Pulse generator output control circuit
JPS61119430U (en)