JPS5937642U - Standby signal generator - Google Patents
Standby signal generatorInfo
- Publication number
- JPS5937642U JPS5937642U JP13257582U JP13257582U JPS5937642U JP S5937642 U JPS5937642 U JP S5937642U JP 13257582 U JP13257582 U JP 13257582U JP 13257582 U JP13257582 U JP 13257582U JP S5937642 U JPS5937642 U JP S5937642U
- Authority
- JP
- Japan
- Prior art keywords
- standby signal
- input terminal
- supplied
- signal generator
- positive voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Microcomputers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来の待機信号発生装置のブロック線図、第２
図は同従来装置における入出力信号波形図、第３図は本
考案の１実施例のブロック線図、第４図は同実施例にお
ける入出力信号波形図である。
４・・・ＪＫ型ラフリップフロップFigure 1 is a block diagram of a conventional standby signal generator, Figure 2 is a block diagram of a conventional standby signal generator;
3 is a block diagram of an embodiment of the present invention, and FIG. 4 is an input/output signal waveform diagram of the same embodiment. 4...JK type rough flip-flop
Claims (1)
ト入力端子には正電圧を印加し、クロック入力端子にク
ロックパルスを供給し、クリア入力端子にはメモリ読出
し信号を供給し、Ｑ若しくはＱ出力端子より待機信号を
取出すようにしたことを特徴とする待機信号発生装置。A positive voltage is applied to the input terminal and preset input terminal of the JK type rough flip-flop J, a clock pulse is supplied to the clock input terminal, a memory read signal is supplied to the clear input terminal, and the Q or Q output terminal is supplied with a positive voltage. A standby signal generating device characterized in that it extracts a standby signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13257582U JPS5937642U (en) | 1982-08-31 | 1982-08-31 | Standby signal generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13257582U JPS5937642U (en) | 1982-08-31 | 1982-08-31 | Standby signal generator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5937642U true JPS5937642U (en) | 1984-03-09 |
Family
ID=30299342
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13257582U Pending JPS5937642U (en) | 1982-08-31 | 1982-08-31 | Standby signal generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5937642U (en) |
-
1982
- 1982-08-31 JP JP13257582U patent/JPS5937642U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5937642U (en) | Standby signal generator | |
| JPS5950175U (en) | remote control unit | |
| JPS59164335U (en) | pulse generator | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS58118600U (en) | Pulse generation circuit | |
| JPS58101232U (en) | microcomputer | |
| JPS5881633U (en) | reset circuit | |
| JPS60192039U (en) | data storage device | |
| JPS6030636U (en) | pulse generator | |
| JPS5811332U (en) | Waveform shaping circuit | |
| JPS58150194U (en) | Sensor information reading circuit | |
| JPS58138119U (en) | Power supply circuit using CMOSIC for logic | |
| JPS60172434U (en) | Malfunction prevention circuit at startup | |
| JPS6079819U (en) | Load current limit circuit | |
| JPS5819540U (en) | timed circuit | |
| JPS58107633U (en) | Output circuit | |
| JPS6030634U (en) | RC oscillation circuit | |
| JPS6074336U (en) | pulse generator | |
| JPS591141U (en) | Tape running display circuit | |
| JPS5978595U (en) | Memory stop circuit | |
| JPS59165027U (en) | Microcomputer reset circuit | |
| JPS5882041U (en) | Reset signal generation circuit | |
| JPS5834437U (en) | Pulse generation circuit | |
| JPS60129747U (en) | Pulse generation circuit | |
| JPH0163224U (en) |