JPS6115258A - 記憶装置 - Google Patents
記憶装置Info
- Publication number
- JPS6115258A JPS6115258A JP59135791A JP13579184A JPS6115258A JP S6115258 A JPS6115258 A JP S6115258A JP 59135791 A JP59135791 A JP 59135791A JP 13579184 A JP13579184 A JP 13579184A JP S6115258 A JPS6115258 A JP S6115258A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- clock
- storage device
- signal
- timing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003111 delayed effect Effects 0.000 claims abstract description 10
- 230000008054 signal transmission Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59135791A JPS6115258A (ja) | 1984-06-29 | 1984-06-29 | 記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59135791A JPS6115258A (ja) | 1984-06-29 | 1984-06-29 | 記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6115258A true JPS6115258A (ja) | 1986-01-23 |
JPH0521253B2 JPH0521253B2 (enrdf_load_stackoverflow) | 1993-03-23 |
Family
ID=15159914
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59135791A Granted JPS6115258A (ja) | 1984-06-29 | 1984-06-29 | 記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6115258A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4884198A (en) * | 1986-12-18 | 1989-11-28 | Sun Microsystems, Inc. | Single cycle processor/cache interface |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5110745A (ja) * | 1974-07-17 | 1976-01-28 | Fujitsu Ltd | Kurotsukuseigyohoshiki |
JPS5145939A (ja) * | 1974-10-17 | 1976-04-19 | Hitachi Ltd | Deetashorisochi |
-
1984
- 1984-06-29 JP JP59135791A patent/JPS6115258A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5110745A (ja) * | 1974-07-17 | 1976-01-28 | Fujitsu Ltd | Kurotsukuseigyohoshiki |
JPS5145939A (ja) * | 1974-10-17 | 1976-04-19 | Hitachi Ltd | Deetashorisochi |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4884198A (en) * | 1986-12-18 | 1989-11-28 | Sun Microsystems, Inc. | Single cycle processor/cache interface |
Also Published As
Publication number | Publication date |
---|---|
JPH0521253B2 (enrdf_load_stackoverflow) | 1993-03-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3729281B1 (en) | Scheduling memory requests with non-uniform latencies | |
JP4742116B2 (ja) | アウトオブオーダdramシーケンサ | |
US4615017A (en) | Memory controller with synchronous or asynchronous interface | |
JP2571067B2 (ja) | バスマスタ | |
US4591977A (en) | Plurality of processors where access to the common memory requires only a single clock interval | |
CN110633229A (zh) | 用于高带宽存储器通道的dimm | |
JP2002109882A (ja) | 半導体メモリ装置、メモリシステム、及びメモリデータアクセス方法 | |
US6427181B1 (en) | Method of and apparatus for processing information, and providing medium | |
US12124853B2 (en) | Data loading and storage system and method | |
WO2015158264A1 (zh) | 控制内存芯片的方法、芯片控制器和内存控制器 | |
JP2734246B2 (ja) | パイプラインバス | |
JPS6115258A (ja) | 記憶装置 | |
US6766403B2 (en) | CPU system with high-speed peripheral LSI circuit | |
JPH0429104B2 (enrdf_load_stackoverflow) | ||
JPH09311812A (ja) | マイクロコンピュータ | |
JPS6325737B2 (enrdf_load_stackoverflow) | ||
JPS6054065A (ja) | 同期制御装置 | |
JP3516835B2 (ja) | 情報処理システム | |
CN118841053A (zh) | 基于psram颗粒的fpga系统及其控制方法、设备 | |
JP3179891B2 (ja) | バス制御方式 | |
JPS6190252A (ja) | ウエイト・サイクル插入回路 | |
JPS5844426Y2 (ja) | プロセッサ間情報転送装置 | |
HK40057206A (en) | Enhanced data clock operations in memory | |
JPS61183764A (ja) | ダイレクトメモリアクセス制御方式 | |
JPH0658656B2 (ja) | データ転送システム |