JPS6112287B2 - - Google Patents
Info
- Publication number
- JPS6112287B2 JPS6112287B2 JP55183518A JP18351880A JPS6112287B2 JP S6112287 B2 JPS6112287 B2 JP S6112287B2 JP 55183518 A JP55183518 A JP 55183518A JP 18351880 A JP18351880 A JP 18351880A JP S6112287 B2 JPS6112287 B2 JP S6112287B2
- Authority
- JP
- Japan
- Prior art keywords
- operand
- instruction
- shift
- microprogram
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18351880A JPS57106958A (en) | 1980-12-24 | 1980-12-24 | Data processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18351880A JPS57106958A (en) | 1980-12-24 | 1980-12-24 | Data processor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57106958A JPS57106958A (en) | 1982-07-03 |
JPS6112287B2 true JPS6112287B2 (enrdf_load_stackoverflow) | 1986-04-07 |
Family
ID=16137240
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18351880A Granted JPS57106958A (en) | 1980-12-24 | 1980-12-24 | Data processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57106958A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07160496A (ja) * | 1993-12-09 | 1995-06-23 | Nec Corp | 制御記憶切替システム |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS591397Y2 (ja) * | 1975-08-08 | 1984-01-14 | 三洋電機株式会社 | マイクロモ−タ |
JPS5253727U (enrdf_load_stackoverflow) * | 1975-10-16 | 1977-04-18 | ||
JPS5713499Y2 (enrdf_load_stackoverflow) * | 1978-07-31 | 1982-03-18 |
-
1980
- 1980-12-24 JP JP18351880A patent/JPS57106958A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57106958A (en) | 1982-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940009094B1 (ko) | 데이타처리 시스템 | |
US4454578A (en) | Data processing unit with pipelined operands | |
US4679140A (en) | Data processor with control of the significant bit lengths of general purpose registers | |
JPH06236268A (ja) | 命令の長さを判定する装置と方法 | |
US4179731A (en) | Microprogrammed control system | |
US5752273A (en) | Apparatus and method for efficiently determining addresses for misaligned data stored in memory | |
US5226169A (en) | System for execution of storage-immediate and storage-storage instructions within cache buffer storage | |
US7721073B2 (en) | Conditional branch execution in a processor having a data mover engine that associates register addresses with memory addresses | |
US5313613A (en) | Execution of storage-immediate and storage-storage instructions within cache buffer storage | |
US7721074B2 (en) | Conditional branch execution in a processor having a read-tie instruction and a data mover engine that associates register addresses with memory addresses | |
JPS6014338A (ja) | 計算機システムにおける分岐機構 | |
US7721075B2 (en) | Conditional branch execution in a processor having a write-tie instruction and a data mover engine that associates register addresses with memory addresses | |
JPH03233630A (ja) | 情報処理装置 | |
JPS6160459B2 (enrdf_load_stackoverflow) | ||
JPS6112287B2 (enrdf_load_stackoverflow) | ||
JPH02214937A (ja) | データ処理装置 | |
KR19980024622A (ko) | 프로그램 실행 방법 및 그 방법을 이용한 장치 | |
JPH0222413B2 (enrdf_load_stackoverflow) | ||
WO1984000833A1 (en) | Pre-execution next address calculating mechanism | |
JP2581565B2 (ja) | ガード付命令を実行するデータ処理装置 | |
US6289439B1 (en) | Method, device and microprocessor for performing an XOR clear without executing an XOR instruction | |
JPH0385636A (ja) | 命令先行制御装置 | |
JP2764947B2 (ja) | 命令制御方式 | |
JPH10198550A (ja) | シフタ回路及びマイクロプロセッサ | |
WO1986000435A1 (en) | Three word instruction pipeline |