JPS61114600U - - Google Patents
Info
- Publication number
- JPS61114600U JPS61114600U JP19627785U JP19627785U JPS61114600U JP S61114600 U JPS61114600 U JP S61114600U JP 19627785 U JP19627785 U JP 19627785U JP 19627785 U JP19627785 U JP 19627785U JP S61114600 U JPS61114600 U JP S61114600U
- Authority
- JP
- Japan
- Prior art keywords
- bit line
- mos transistors
- circuit
- inverter circuit
- mos transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims description 2
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19627785U JPS6232400Y2 (enrdf_load_stackoverflow) | 1985-12-19 | 1985-12-19 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19627785U JPS6232400Y2 (enrdf_load_stackoverflow) | 1985-12-19 | 1985-12-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61114600U true JPS61114600U (enrdf_load_stackoverflow) | 1986-07-19 |
JPS6232400Y2 JPS6232400Y2 (enrdf_load_stackoverflow) | 1987-08-19 |
Family
ID=30753976
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19627785U Expired JPS6232400Y2 (enrdf_load_stackoverflow) | 1985-12-19 | 1985-12-19 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6232400Y2 (enrdf_load_stackoverflow) |
-
1985
- 1985-12-19 JP JP19627785U patent/JPS6232400Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6232400Y2 (enrdf_load_stackoverflow) | 1987-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0031672A3 (en) | An address buffer circuit | |
KR880004478A (ko) | 반도체 기억장치 | |
JPS5661088A (en) | Semiconductor memory device | |
GB1509633A (en) | Memory device | |
KR910010530A (ko) | 램 테스트시 고속 기록회로 | |
KR910010521A (ko) | 다이내믹 ram의 판독회로 | |
GB1453708A (en) | Driver pulse circuit | |
JPS61114600U (enrdf_load_stackoverflow) | ||
JPS6043295A (ja) | 半導体記憶装置 | |
KR900008523A (ko) | 반도체 메모리 소자 | |
KR850008238A (ko) | 반도체 기억장치 | |
JPS5271141A (en) | Word line driving circuit | |
JP2539593B2 (ja) | 半導体メモリ回路 | |
JPH0412556B2 (enrdf_load_stackoverflow) | ||
JPS5746390A (en) | Dummy cell circuit | |
JPH037962Y2 (enrdf_load_stackoverflow) | ||
JPS6235189B2 (enrdf_load_stackoverflow) | ||
JPS5834639Y2 (ja) | メモリの列デコ−ダ回路 | |
JPH06105549B2 (ja) | 半導体記憶装置 | |
JPS58114596U (ja) | 半導体メモリ装置 | |
JPS55101190A (en) | Semiconductor memory device | |
JPS6047199U (ja) | 表示用半導体記憶装置 | |
JPS5999298U (ja) | ダイナミツクメモリのアクセスタイミング回路 | |
JPH0330237B2 (enrdf_load_stackoverflow) | ||
JPS5856398U (ja) | C・mosスタチツク・ランダム・アクセス・メモリ |