JPS61112338A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS61112338A
JPS61112338A JP59233206A JP23320684A JPS61112338A JP S61112338 A JPS61112338 A JP S61112338A JP 59233206 A JP59233206 A JP 59233206A JP 23320684 A JP23320684 A JP 23320684A JP S61112338 A JPS61112338 A JP S61112338A
Authority
JP
Japan
Prior art keywords
semiconductor
circuit
type
circuits
mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59233206A
Other languages
English (en)
Japanese (ja)
Other versions
JPH053138B2 (enExample
Inventor
Shoichi Azuhata
正一 小豆畑
Jun Morishita
順 森下
Takayuki Okinaga
隆幸 沖永
Nobuaki Hirano
平野　信明
Toru Suzuki
徹 鈴木
Kazuyoshi Sato
和善 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Microcomputer System Ltd
Hitachi Ltd
Original Assignee
Hitachi Ltd
Hitachi Microcomputer Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Microcomputer Engineering Ltd filed Critical Hitachi Ltd
Priority to JP59233206A priority Critical patent/JPS61112338A/ja
Publication of JPS61112338A publication Critical patent/JPS61112338A/ja
Publication of JPH053138B2 publication Critical patent/JPH053138B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP59233206A 1984-11-07 1984-11-07 半導体装置 Granted JPS61112338A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59233206A JPS61112338A (ja) 1984-11-07 1984-11-07 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59233206A JPS61112338A (ja) 1984-11-07 1984-11-07 半導体装置

Publications (2)

Publication Number Publication Date
JPS61112338A true JPS61112338A (ja) 1986-05-30
JPH053138B2 JPH053138B2 (enExample) 1993-01-14

Family

ID=16951413

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59233206A Granted JPS61112338A (ja) 1984-11-07 1984-11-07 半導体装置

Country Status (1)

Country Link
JP (1) JPS61112338A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5923091A (en) * 1997-02-21 1999-07-13 Mitsubishi Denki Kabushiki Kaisha Bonded semiconductor integrated circuit device
JP5600939B2 (ja) * 2007-07-27 2014-10-08 株式会社ニコン 積層型半導体装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59117251A (ja) * 1982-12-24 1984-07-06 Hitachi Micro Comput Eng Ltd 半導体装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59117251A (ja) * 1982-12-24 1984-07-06 Hitachi Micro Comput Eng Ltd 半導体装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5923091A (en) * 1997-02-21 1999-07-13 Mitsubishi Denki Kabushiki Kaisha Bonded semiconductor integrated circuit device
JP5600939B2 (ja) * 2007-07-27 2014-10-08 株式会社ニコン 積層型半導体装置
KR101477323B1 (ko) * 2007-07-27 2014-12-29 가부시키가이샤 니콘 적층형 반도체 장치

Also Published As

Publication number Publication date
JPH053138B2 (enExample) 1993-01-14

Similar Documents

Publication Publication Date Title
US4578697A (en) Semiconductor device encapsulating a multi-chip array
US6091143A (en) Stacked leads-over chip multi-chip module
JP3762844B2 (ja) 対向マルチチップ用パッケージ
KR0147259B1 (ko) 적층형 패키지 및 그 제조방법
US5811879A (en) Stacked leads-over-chip multi-chip module
EP0638931B1 (en) Multi-chip module
KR100269528B1 (ko) 고성능 멀티 칩 모듈 패키지
US4748538A (en) Semiconductor module
US20020187586A1 (en) Multi chip semiconductor package and method of construction
JPH08504060A (ja) Ｉｃマイクロプロセッサ用で、構造的にｉｃマイクロプロセッサに組み合わされたｉｃメモリー積層を含むモジュール
US5451814A (en) Multi-chip module integrated circuit
EP0694968A2 (en) Multi-chip module semiconductor device
JPH01235264A (ja) 半導体集積回路装置
KR20030028127A (ko) 반도체 전력용 모듈 및 그 제조방법
JPS61112338A (ja) 半導体装置
KR100220249B1 (ko) 열방출 능력이 향상된 박막 볼 그리드 어레이 패키지
JPH03231450A (ja) 半導体集積回路装置
KR100216893B1 (ko) 적층형 bga 반도체패키지
JP3466354B2 (ja) 半導体装置
JPH04267547A (ja) ヒートシンク付半導体パッケージ
KR100235495B1 (ko) 반도체 장치
JP2004228259A (ja) 半導体装置及びそれを用いた電子装置
JPH04267361A (ja) リードレスチップキャリア
KR20010036630A (ko) 적층 칩 패키지
JPH046105B2 (enExample)