JPS611119A - 可変分周回路 - Google Patents
可変分周回路Info
- Publication number
- JPS611119A JPS611119A JP12614185A JP12614185A JPS611119A JP S611119 A JPS611119 A JP S611119A JP 12614185 A JP12614185 A JP 12614185A JP 12614185 A JP12614185 A JP 12614185A JP S611119 A JPS611119 A JP S611119A
- Authority
- JP
- Japan
- Prior art keywords
- output
- flop
- circuit
- input
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12614185A JPS611119A (ja) | 1985-06-12 | 1985-06-12 | 可変分周回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12614185A JPS611119A (ja) | 1985-06-12 | 1985-06-12 | 可変分周回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS611119A true JPS611119A (ja) | 1986-01-07 |
JPS64855B2 JPS64855B2 (en, 2012) | 1989-01-09 |
Family
ID=14927687
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12614185A Granted JPS611119A (ja) | 1985-06-12 | 1985-06-12 | 可変分周回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS611119A (en, 2012) |
-
1985
- 1985-06-12 JP JP12614185A patent/JPS611119A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS64855B2 (en, 2012) | 1989-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6084015A (ja) | 同期式アツプ/ダウンカウンタ | |
US4366394A (en) | Divide by three clock divider with symmetrical output | |
US5327019A (en) | Double edge single data flip-flop circuitry | |
US4759043A (en) | CMOS binary counter | |
US4607173A (en) | Dual-clock edge triggered flip-flop circuits | |
US4160173A (en) | Logic circuit with two pairs of cross-coupled nand/nor gates | |
US4214173A (en) | Synchronous binary counter utilizing a pipeline toggle signal propagation technique | |
JPS59114924A (ja) | Plaカウンタ | |
US6282255B1 (en) | Frequency divider with variable modulo | |
JPH077437A (ja) | シリアルパラレル変換回路 | |
JP2997139B2 (ja) | 分周回路 | |
JPS611119A (ja) | 可変分周回路 | |
KR100471145B1 (ko) | 카운터 | |
JP2659186B2 (ja) | デイジタル可変分周回路 | |
JPH0352041Y2 (en, 2012) | ||
CN106100637A (zh) | 一种计数器直接控制相位切换的多模可编程分频器结构 | |
JP3389292B2 (ja) | 分周回路 | |
JPS6218093B2 (en, 2012) | ||
JPH0247642Y2 (en, 2012) | ||
JP3337088B2 (ja) | 一時停止入力付きカウンタ回路 | |
JP3236235B2 (ja) | トグルフリップフロップ | |
JP2674794B2 (ja) | タイミング回路 | |
KR950004369Y1 (ko) | 모듈-3 카운터 | |
JPS5915529B2 (ja) | 論理回路 | |
JPH0119773B2 (en, 2012) |