JPS61108215A - エンファシス回路 - Google Patents
エンファシス回路Info
- Publication number
- JPS61108215A JPS61108215A JP59230655A JP23065584A JPS61108215A JP S61108215 A JPS61108215 A JP S61108215A JP 59230655 A JP59230655 A JP 59230655A JP 23065584 A JP23065584 A JP 23065584A JP S61108215 A JPS61108215 A JP S61108215A
- Authority
- JP
- Japan
- Prior art keywords
- emphasis
- signal
- circuit
- time constant
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G9/00—Combinations of two or more types of control, e.g. gain control and tone control
- H03G9/02—Combinations of two or more types of control, e.g. gain control and tone control in untuned amplifiers
Landscapes
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59230655A JPS61108215A (ja) | 1984-11-01 | 1984-11-01 | エンファシス回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59230655A JPS61108215A (ja) | 1984-11-01 | 1984-11-01 | エンファシス回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61108215A true JPS61108215A (ja) | 1986-05-26 |
| JPH058604B2 JPH058604B2 (enExample) | 1993-02-02 |
Family
ID=16911203
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59230655A Granted JPS61108215A (ja) | 1984-11-01 | 1984-11-01 | エンファシス回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61108215A (enExample) |
-
1984
- 1984-11-01 JP JP59230655A patent/JPS61108215A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH058604B2 (enExample) | 1993-02-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0132566B2 (enExample) | ||
| US4860105A (en) | Noise Reducing circuit of a video signal | |
| US4641206A (en) | Video signal recording and reproducing apparatus including a noise reduction circuit | |
| JPS61108215A (ja) | エンファシス回路 | |
| JP2937328B2 (ja) | 非線形エンファシス・ディエンファシス回路 | |
| JPH0744417B2 (ja) | ノイズキャンセル回路 | |
| US5194998A (en) | Signal processing apparatus including deemphasis processing | |
| JPH03142752A (ja) | 帰還型エンファシス回路 | |
| US5150220A (en) | Video signal-processing circuit for outputting a drop out signal superimposed on a correlation/noncorrelation signal | |
| JP2651865B2 (ja) | 非線形信号圧縮回路 | |
| US5097336A (en) | Signal processing apparatus | |
| JPH0238483Y2 (enExample) | ||
| JP2831996B2 (ja) | 信号記録装置 | |
| JPS6258169B2 (enExample) | ||
| JP2567975B2 (ja) | 帰還型ディエンファシス回路 | |
| JPH0430863Y2 (enExample) | ||
| JP2987897B2 (ja) | 映像信号処理回路 | |
| JPS63146666A (ja) | クリツプ回路 | |
| JPS5946046B2 (ja) | 記録再生装置 | |
| JPS60171673A (ja) | ダイナミツクエンフアシス回路 | |
| JPH03205994A (ja) | クロマ信号のエンファシス・ディエンファシス回路 | |
| JPS60103557A (ja) | 情報信号記録または再生装置 | |
| JPS59117308A (ja) | ノンリニアサイドバンドエンフアシス回路 | |
| JPS60223397A (ja) | カラ−信号処理回路 | |
| JPH05325406A (ja) | 情報信号の記録再生装置 |