JPS61101076A - Mosfet - Google Patents

Mosfet

Info

Publication number
JPS61101076A
JPS61101076A JP22218484A JP22218484A JPS61101076A JP S61101076 A JPS61101076 A JP S61101076A JP 22218484 A JP22218484 A JP 22218484A JP 22218484 A JP22218484 A JP 22218484A JP S61101076 A JPS61101076 A JP S61101076A
Authority
JP
Japan
Prior art keywords
mosfet
source
gate
gates
electrodes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP22218484A
Other languages
Japanese (ja)
Inventor
Kenichi Nakura
健一 那倉
Hideshi Ito
伊藤 秀史
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Renesas Eastern Japan Semiconductor Inc
Original Assignee
Hitachi Ltd
Hitachi Tohbu Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Tohbu Semiconductor Ltd filed Critical Hitachi Ltd
Priority to JP22218484A priority Critical patent/JPS61101076A/en
Publication of JPS61101076A publication Critical patent/JPS61101076A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41775Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode

Abstract

PURPOSE:To reduce the input capacity of an MOSFET by a method wherein parts of the electrodes to be connected to the source of the MOSFET, being superposed on the gates, are cut away. CONSTITUTION:The MOSFET consists of a P type silicon substrate 1; an n<+>-type diffusion layer, which is used as the source; n<+>-type diffusion layers, which are used as the drains; n<->-type offset parts; insulating films 5; gates 6; source electrodes 7; and drain electrodes 8. The input capacity of the MOSFET is formed of the input capacities of the films 5 and the input capacities of insulating films 5' between the gates 6 and the field plate metal films 8. when the unnecessary parts 7a of the electrodes 7, where are superposed on the gates 6, are eliminated, the input capacity of the MOSFET can be reduced by 5-6%.

Description

【発明の詳細な説明】 〔技術分野〕 本発明はMOSFET(金属酸化物半導体電界効果トラ
ンジスタ)を有する半導体装置における容量低減技術に
関する。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to a capacitance reduction technique in a semiconductor device having a MOSFET (metal oxide semiconductor field effect transistor).

〔背景技術〕[Background technology]

MOSFETをパワーデバイスとして実現させるために
は耐圧および電流容量が最も問題とされている。
In order to realize MOSFET as a power device, breakdown voltage and current capacity are the most important issues.

パワーMO8FETには横形構造と縦形構造(工業調査
会発行電子材料1981年9月パワーMO8FETの最
近の進歩 伊藤満夫他、p22−p28)とがあるが、
このうち横形パワーMO8FETについては高耐圧化の
ために第3図に示すようにフィールドプレート構造が採
用されている。同図において、1はp−型シリコン基板
、2はソースとなるn+型型数散層3はドレインとなる
n+型型数散層4はn−型オフセット部(高耐圧部)、
5は絶縁膜、6はゲート、7はアルミニウムよりなるソ
ース電極でその一部はフィールドプレートとしてゲート
全面を覆っている。なお8はドレイン電極である。
Power MO8FETs have a horizontal structure and a vertical structure (Recent Advances in Power MO8FETs published by Kogyo Kenkyukai, September 1981, Mitsuo Ito et al., p.22-p.28).
Among these, the horizontal power MO8FET adopts a field plate structure as shown in FIG. 3 in order to increase the withstand voltage. In the figure, 1 is a p- type silicon substrate, 2 is an n + type scattered layer 3 which is a source, and an n + type scattered layer 4 is a drain, which is an n - type offset part (high breakdown voltage part).
5 is an insulating film, 6 is a gate, and 7 is a source electrode made of aluminum, a part of which serves as a field plate and covers the entire surface of the gate. Note that 8 is a drain electrode.

このような横形パワーMO8FETにおける高周波化に
関係がある入力容量C15sはゲート絶縁膜5による入
力容量C4と、ゲート6とフィールドプレート金属膜8
との間の絶縁膜5′による入力容量C!とがあり、この
うちゲート絶縁膜5による容量CIが80%を占めてい
る。この容量C1を低減する手段としてはゲート長2を
小さくすることが有効そあるが、現在力ホトレジスト技
術、耐圧設計技術ではゲート長pの微細化に限界がある
The input capacitance C15s related to high frequency in such a horizontal power MO8FET is the input capacitance C4 due to the gate insulating film 5, the gate 6 and the field plate metal film 8.
The input capacitance C! due to the insulating film 5' between Of this, the capacitance CI due to the gate insulating film 5 accounts for 80%. An effective means for reducing the capacitance C1 is to reduce the gate length 2, but there is a limit to the miniaturization of the gate length p with the current photoresist technology and withstand voltage design technology.

〔発明の目的〕[Purpose of the invention]

本発明は上記の問題を克服するためになされたもので、
その目的とするところはゲート長をこれ以上微細化する
ことなしにCi ssを低減し、高周波特性にすぐれた
MOSFETを提供することにある。
The present invention has been made to overcome the above problems.
The purpose is to reduce Ciss without further miniaturizing the gate length and to provide a MOSFET with excellent high frequency characteristics.

〔発明の概要〕[Summary of the invention]

本願において開示される発明のうち代表的なものの概要
を簡単に説明すれば下記のとおりである。
A brief overview of typical inventions disclosed in this application is as follows.

すなわち、絶縁ゲートを有し、このゲート位置をはさん
で半導体基体の表面にソース及びドレインが形成され、
ソースに接続する電極の一部がゲート上に絶縁膜を介し
て延在するMOSFETにおいて、上記ソースに接続す
る電極はMOSFETの高耐圧化に必要な部分を残して
ゲートと重なる不要部分を欠除させ、あるいは格子状に
形成されていることにより、ゲートとソースに接続する
電極iの重なり部分の容量を低減し、前記発明の目的を
達成できる。
That is, it has an insulated gate, and a source and a drain are formed on the surface of the semiconductor substrate across the gate position,
In a MOSFET in which a part of the electrode connected to the source extends over the gate via an insulating film, the electrode connected to the source has an unnecessary part that overlaps with the gate, leaving only the part necessary for increasing the withstand voltage of the MOSFET. By forming the electrodes in a lattice pattern or in a lattice shape, the capacitance of the overlapping portion of the electrode i connected to the gate and source can be reduced, and the object of the invention described above can be achieved.

〔実施例〕〔Example〕

第1図は本発明の一実施例を示′すものであり、横形パ
ワーMO8FETの一部平面図でハツチングした部分は
ソース・フィールドプレートを含ムアルミニウム電極(
配線)をあられす。点線で示す部分がゲート電極である
FIG. 1 shows an embodiment of the present invention, in which the hatched area in a partial plan view of a horizontal power MO8FET includes an aluminum electrode (including a source field plate).
wiring). The part indicated by the dotted line is the gate electrode.

第2図は第1図におけるA−A切断断面図である。同図
において、第3図と共通の構成部分には同じ指示番号、
記号が使用されている。
FIG. 2 is a sectional view taken along the line AA in FIG. 1. In this figure, the same designation numbers are given to the parts common to those in Figure 3.
symbols are used.

このMO8F、ETにおいて、ソース電極の一部である
ソース・フィールドプレート7のうち必要部分だけ残し
て不要の部分(第1図で空白な78部分、第2図で点線
で示す7s部分)をなくし、フィールドプレートとソー
ス電極は格子状(又はメツシー)に形成することで部分
的に数か所つなぎ、フィールドプレート部分の抵抗によ
る応答の遅延を防ぐようにしている。
In this MO8F, ET, only the necessary part of the source field plate 7, which is a part of the source electrode, is left and the unnecessary part (the blank 78 part in Fig. 1, the 7s part indicated by the dotted line in Fig. 2) is eliminated. The field plate and source electrode are formed in a lattice shape (or mesh) and are connected at several locations to prevent delay in response due to resistance in the field plate portion.

〔発明の効果〕〔Effect of the invention〕

以上実施例で述べた本発明によれば、下記のように効果
が得られる。
According to the present invention described in the embodiments above, the following effects can be obtained.

すなわち、フィールドプレートをドレイン耐圧を確保す
るに必要とする部分だけ残し、フィールドプレートとゲ
ートとの間の重なりをなくしたことにより、その部分で
生じる入力容量C15s(Cy)を、例えば5〜6%低
減することができる。
In other words, by leaving only the part of the field plate necessary to ensure drain breakdown voltage and eliminating the overlap between the field plate and the gate, the input capacitance C15s (Cy) generated in that part can be reduced by, for example, 5 to 6%. can be reduced.

C15sを5〜6%低減することで、P、G、(パワー
ゲイン)が0.46dB程度向上し、又、遮断周波数を
上げることができる。
By reducing C15s by 5 to 6%, P, G, (power gain) can be improved by about 0.46 dB, and the cutoff frequency can be increased.

以上本発明者によってなされた発明を実施例にもとづき
具体的に説明したが、本発明は上記実施例に限定される
ものではなく、その要旨を逸脱しない範囲で種々変更可
能であることはいうまでもない。
Although the invention made by the present inventor has been specifically explained above based on Examples, it goes without saying that the present invention is not limited to the above Examples and can be modified in various ways without departing from the gist thereof. Nor.

たとえば、ソース・フィールドプレートの一部を細いア
ミ目(メツシュ)状に形成してもよい。
For example, a part of the source field plate may be formed into a thin mesh.

〔利用分野〕[Application field]

本発明はフィールドプレート構造の横形及び縦形のMO
SFET一般に適用することができる。
The present invention provides horizontal and vertical MOs with field plate structure.
It can be applied to SFET in general.

本発明は、特に、フィールドプレート構造の横形パワー
MO8FETに利用した場合に有効である。
The present invention is particularly effective when applied to a horizontal power MO8FET having a field plate structure.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示し、横形パワーMO8F
ETの一部平面図である。   ′第2図は第1図にお
けるA−A切断断面図である。 第3図はこれまでの横形バフ−MO8FETV’)−例
を示す断面図である。    1・・・p−型シリコン基板、2・・・ソースn+型層
、3・・・ドレインn+型層、4・・・n−型高耐圧層
、5・・・ゲート絶縁膜、6・・・ゲート、7・・・ソ
ース電極、ソース・フィールドプレート、8・・・ドレ
イン電極。 手続補正書(方式) 事件の表示 昭和59年特許願第222184号 発明の名称 エムオーニスエフイーティー 補正をする者 事件との関係   特 許 出 願 人名 称  <S
+O)株式会ン] 日 立 製 作 所(ほか1名) 代   理   人 −」と補正する。
FIG. 1 shows an embodiment of the present invention, in which a horizontal power MO8F
It is a partial plan view of ET. 'FIG. 2 is a cross-sectional view taken along the line AA in FIG. 1. FIG. 3 is a sectional view showing an example of a conventional horizontal buff (MO8FETV'). DESCRIPTION OF SYMBOLS 1...p-type silicon substrate, 2...source n+ type layer, 3...drain n+ type layer, 4...n-type high breakdown voltage layer, 5...gate insulating film, 6... - Gate, 7...source electrode, source/field plate, 8...drain electrode. Procedural amendment (method) Indication of the case Patent application No. 222184 of 1982 Name of the invention
+ O) Hitachi Ltd. (and 1 other person) Agent -”

Claims (1)

【特許請求の範囲】 1、絶縁ゲートを有し、このゲート位置をはさんで半導
体の表面にソース及びドレインが形成され、ソースに接
続する電極の一部がゲート上に延在するMOSFETで
あって、上記ソースに接続する電極はMOSFETの高
耐圧化に必要な部分を残してゲートと重なる不要部分が
欠除されていることを特徴とするMOSFET。 2、上記ソースに接続する電極はゲート上を空白部とす
る格子状に形成されている特許請求の範囲第1項に記載
のMOSFET。
[Claims] 1. A MOSFET having an insulated gate, a source and a drain formed on the surface of a semiconductor across the gate position, and a part of an electrode connected to the source extending over the gate. The MOSFET is characterized in that the electrode connected to the source has an unnecessary part overlapping the gate, leaving a part necessary for increasing the withstand voltage of the MOSFET. 2. The MOSFET according to claim 1, wherein the electrode connected to the source is formed in a lattice shape with a blank space above the gate.
JP22218484A 1984-10-24 1984-10-24 Mosfet Pending JPS61101076A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22218484A JPS61101076A (en) 1984-10-24 1984-10-24 Mosfet

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22218484A JPS61101076A (en) 1984-10-24 1984-10-24 Mosfet

Publications (1)

Publication Number Publication Date
JPS61101076A true JPS61101076A (en) 1986-05-19

Family

ID=16778471

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22218484A Pending JPS61101076A (en) 1984-10-24 1984-10-24 Mosfet

Country Status (1)

Country Link
JP (1) JPS61101076A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009023615A (en) * 2007-07-24 2009-02-05 Honda Motor Co Ltd Vehicle body structure for automobile

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009023615A (en) * 2007-07-24 2009-02-05 Honda Motor Co Ltd Vehicle body structure for automobile

Similar Documents

Publication Publication Date Title
US5621234A (en) Vertical semiconductor device with breakdown voltage improvement region
US5523599A (en) High voltage MIS field effect transistor
JP2953416B2 (en) Semiconductor device
JPS61182264A (en) Vertical type mos transistor
EP0773588A1 (en) MOS integrated device comprising a gate protection diode
JPH02275675A (en) Mos type semiconductor device
JP2007080919A (en) Semiconductor device
JP2950025B2 (en) Insulated gate bipolar transistor
JP3189589B2 (en) Insulated gate type semiconductor device
US5486715A (en) High frequency MOS device
JPS62176168A (en) Vertical mos transistor
US5874767A (en) Semiconductor device including a lateral power device
JPH10321857A (en) Mos semiconductor device having high breakdown strength
JPS61101076A (en) Mosfet
JP3311166B2 (en) Insulated gate semiconductor device
JP3381490B2 (en) MOS type semiconductor device
JPH0493083A (en) Semiconductor device and manufacture thereof
JPH0590579A (en) Power field-effect transistor
JP3217552B2 (en) Horizontal high voltage semiconductor device
JP3217484B2 (en) High voltage semiconductor device
JPS5898969A (en) Semiconductor device
JPH11214511A (en) Semiconductor device and wiring method in semiconductor device
JPH07115126A (en) Semiconductor integrated circuit device
JP3409718B2 (en) IGBT with built-in circuit and power converter using the same
JP2642000B2 (en) MOS integrated circuit device