JPS61100845A - メモリアクセス同期制御方式 - Google Patents

メモリアクセス同期制御方式

Info

Publication number
JPS61100845A
JPS61100845A JP21331084A JP21331084A JPS61100845A JP S61100845 A JPS61100845 A JP S61100845A JP 21331084 A JP21331084 A JP 21331084A JP 21331084 A JP21331084 A JP 21331084A JP S61100845 A JPS61100845 A JP S61100845A
Authority
JP
Japan
Prior art keywords
access
post
instruction
memory
flag
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21331084A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0332103B2 (enrdf_load_stackoverflow
Inventor
Mikio Ito
幹雄 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP21331084A priority Critical patent/JPS61100845A/ja
Publication of JPS61100845A publication Critical patent/JPS61100845A/ja
Publication of JPH0332103B2 publication Critical patent/JPH0332103B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)
JP21331084A 1984-10-12 1984-10-12 メモリアクセス同期制御方式 Granted JPS61100845A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21331084A JPS61100845A (ja) 1984-10-12 1984-10-12 メモリアクセス同期制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21331084A JPS61100845A (ja) 1984-10-12 1984-10-12 メモリアクセス同期制御方式

Publications (2)

Publication Number Publication Date
JPS61100845A true JPS61100845A (ja) 1986-05-19
JPH0332103B2 JPH0332103B2 (enrdf_load_stackoverflow) 1991-05-09

Family

ID=16637016

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21331084A Granted JPS61100845A (ja) 1984-10-12 1984-10-12 メモリアクセス同期制御方式

Country Status (1)

Country Link
JP (1) JPS61100845A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574924A (en) * 1992-11-30 1996-11-12 Fujitsu Limited Vector processing device that utilizes post marks to ensure serialization of access requests of vector store instructions
WO2006098135A1 (ja) * 2005-03-14 2006-09-21 Matsushita Electric Industrial Co., Ltd. バスコントローラ

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5574924A (en) * 1992-11-30 1996-11-12 Fujitsu Limited Vector processing device that utilizes post marks to ensure serialization of access requests of vector store instructions
WO2006098135A1 (ja) * 2005-03-14 2006-09-21 Matsushita Electric Industrial Co., Ltd. バスコントローラ

Also Published As

Publication number Publication date
JPH0332103B2 (enrdf_load_stackoverflow) 1991-05-09

Similar Documents

Publication Publication Date Title
US5307483A (en) Synchronization instruction for multiple processor network
US4412303A (en) Array processor architecture
JP3451103B2 (ja) データ通信装置及び方法
JPH0446435B2 (enrdf_load_stackoverflow)
JPS62251956A (ja) 記憶制御方式
EP0144249B1 (en) Buffer storage system
JP3285629B2 (ja) 同期処理方法及び同期処理装置
JP3384601B2 (ja) 並列処理計算機
JPS61100845A (ja) メモリアクセス同期制御方式
US5185879A (en) Cache system and control method therefor
JP3628265B2 (ja) マルチプロセッサシステム装置
CA2157435C (en) Vector data bypass mechanism for vector computer
US7143247B1 (en) Method and apparatus for parallel execution pipeline data storage in a computer memory
JPS6048785B2 (ja) 主記憶制御方式
SU1257656A1 (ru) Устройство дл сопр жени цифровой вычислительной машины с внешним устройством
JP2944111B2 (ja) リクエスト制御方法及び記憶制御装置
JP2719227B2 (ja) 処理装置
KR910003014B1 (ko) 연산 처리 장치
CA1309503C (en) Selective receiver for each processor in a multiple processor system
JPH05128279A (ja) ワンチツプマイクロコンピユータ
JPH022178B2 (enrdf_load_stackoverflow)
JP2513846B2 (ja) ベクトル命令生成方式
JP2000067008A (ja) マルチプロセッサシステム
JPH01280858A (ja) 主記憶装置のロック制御方式
JPH0685166B2 (ja) マルチプロセッサシステムの命令制御方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees