JPS6095666A - インタフエ−ス制御方法 - Google Patents

インタフエ−ス制御方法

Info

Publication number
JPS6095666A
JPS6095666A JP20229983A JP20229983A JPS6095666A JP S6095666 A JPS6095666 A JP S6095666A JP 20229983 A JP20229983 A JP 20229983A JP 20229983 A JP20229983 A JP 20229983A JP S6095666 A JPS6095666 A JP S6095666A
Authority
JP
Japan
Prior art keywords
interface
sequence
message
central processing
processing unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20229983A
Other languages
English (en)
Japanese (ja)
Other versions
JPS64737B2 (enrdf_load_stackoverflow
Inventor
Seiichi Sugaya
菅谷　誠一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP20229983A priority Critical patent/JPS6095666A/ja
Publication of JPS6095666A publication Critical patent/JPS6095666A/ja
Publication of JPS64737B2 publication Critical patent/JPS64737B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
JP20229983A 1983-10-28 1983-10-28 インタフエ−ス制御方法 Granted JPS6095666A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20229983A JPS6095666A (ja) 1983-10-28 1983-10-28 インタフエ−ス制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20229983A JPS6095666A (ja) 1983-10-28 1983-10-28 インタフエ−ス制御方法

Publications (2)

Publication Number Publication Date
JPS6095666A true JPS6095666A (ja) 1985-05-29
JPS64737B2 JPS64737B2 (enrdf_load_stackoverflow) 1989-01-09

Family

ID=16455241

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20229983A Granted JPS6095666A (ja) 1983-10-28 1983-10-28 インタフエ−ス制御方法

Country Status (1)

Country Link
JP (1) JPS6095666A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5258432A (en) * 1975-11-10 1977-05-13 Nec Corp Common bus control circuit
JPS56159750A (en) * 1980-05-14 1981-12-09 Toshiba Corp Bus control system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5258432A (en) * 1975-11-10 1977-05-13 Nec Corp Common bus control circuit
JPS56159750A (en) * 1980-05-14 1981-12-09 Toshiba Corp Bus control system

Also Published As

Publication number Publication date
JPS64737B2 (enrdf_load_stackoverflow) 1989-01-09

Similar Documents

Publication Publication Date Title
EP0009678B1 (en) Computer input/output apparatus
EP1386219B1 (en) Entering and exiting power managed states without disrupting accelerated graphics port transactions
US5812875A (en) Apparatus using a state device and a latching circuit to generate an acknowledgement signal in close proximity to the request signal for enhancing input/output controller operations
JPS62206658A (ja) 記憶管理装置
US5572684A (en) IEEE 488 interface and message handling method
JPH0497472A (ja) 半導体集積回路装置
TW409204B (en) Expansion interface conversion device and conversion method therefor
JPS6095666A (ja) インタフエ−ス制御方法
JPH03204023A (ja) 磁気記録装置の二重化制御方式
KR20060130664A (ko) Ｐｃｉ 익스프레스 장치, ｐｃｉ 익스프레스 시스템 및정보 통신 방법
JPS63305445A (ja) 電源切断時のデ−タ書込み方式
JPS59114603A (ja) シ−ケンスコントロ−ラの他コンピユ−タ装置との結合方式
JP3261665B2 (ja) データ転送方法及びデータ処理システム
JP2505878B2 (ja) マルチバスシステム
US7028117B1 (en) Structure for handling packetized SCSI protocol data overruns in a multi-data channel host adapter
US20030145131A1 (en) SCSI-message parity error handling during data phase
RU2018944C1 (ru) Устройство для сопряжения эвм с внешними объектами
JP2848171B2 (ja) Ｓｃｓｉコントローラ
JPS63292356A (ja) Ｄｍａ制御装置
JPS63245755A (ja) 入出力デバイスコントロ−ラ
JPH07319841A (ja) シリアル制御装置
JPH07175729A (ja) バス接続方式
JPH07152565A (ja) マイクロプロセッサ
JPH0535658A (ja) 情報処理装置
JPH022437A (ja) Ｓｃｓｉバスモニタ装置