JPS6086607A - デ−タ・プロセスの順序制御方式 - Google Patents

デ−タ・プロセスの順序制御方式

Info

Publication number
JPS6086607A
JPS6086607A JP58194800A JP19480083A JPS6086607A JP S6086607 A JPS6086607 A JP S6086607A JP 58194800 A JP58194800 A JP 58194800A JP 19480083 A JP19480083 A JP 19480083A JP S6086607 A JPS6086607 A JP S6086607A
Authority
JP
Japan
Prior art keywords
register
output
rom
data
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58194800A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0430775B2 (enrdf_load_stackoverflow
Inventor
Kenzo Nakabashi
中橋　兼三
Ryoetsu Nakajima
中島　亮悦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58194800A priority Critical patent/JPS6086607A/ja
Publication of JPS6086607A publication Critical patent/JPS6086607A/ja
Publication of JPH0430775B2 publication Critical patent/JPH0430775B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/045—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using logic state machines, consisting only of a memory or a programmable logic device containing the logic for the controlled machine and in which the state of its outputs is dependent on the state of its inputs or part of its own output states, e.g. binary decision controllers, finite state controllers

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Programmable Controllers (AREA)
  • Communication Control (AREA)
JP58194800A 1983-10-18 1983-10-18 デ−タ・プロセスの順序制御方式 Granted JPS6086607A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58194800A JPS6086607A (ja) 1983-10-18 1983-10-18 デ−タ・プロセスの順序制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58194800A JPS6086607A (ja) 1983-10-18 1983-10-18 デ−タ・プロセスの順序制御方式

Publications (2)

Publication Number Publication Date
JPS6086607A true JPS6086607A (ja) 1985-05-16
JPH0430775B2 JPH0430775B2 (enrdf_load_stackoverflow) 1992-05-22

Family

ID=16330465

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58194800A Granted JPS6086607A (ja) 1983-10-18 1983-10-18 デ−タ・プロセスの順序制御方式

Country Status (1)

Country Link
JP (1) JPS6086607A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6439897A (en) * 1987-08-06 1989-02-10 Canon Kk Communication control unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6439897A (en) * 1987-08-06 1989-02-10 Canon Kk Communication control unit

Also Published As

Publication number Publication date
JPH0430775B2 (enrdf_load_stackoverflow) 1992-05-22

Similar Documents

Publication Publication Date Title
KR890002330B1 (ko) 멀티프로세서 시스템
EP0258872A2 (en) Serial data transfer system
US4048673A (en) Cpu - i/o bus interface for a data processing system
US4047246A (en) I/O bus transceiver for a data processing system
JPH0531183B2 (enrdf_load_stackoverflow)
US5128666A (en) Protocol and apparatus for a control link between a control unit and several devices
KR0174853B1 (ko) 상대방 메모리를 이용한 두 프로세서간 비동기 직렬 통신 송/수신 장치
JPS6086607A (ja) デ−タ・プロセスの順序制御方式
US6901529B2 (en) Timer apparatus which can simultaneously control a plurality of timers
JPS5839331B2 (ja) 要求選択方式
US6408353B1 (en) Microcomputer having sampling function of retry requesting signal in syncronization with strobe signal
US4330842A (en) Valid memory address pin elimination
JP3488250B2 (ja) シリアルデータ通信方式
GB1486362A (en) Interface module for a digital data transmission system
US5539887A (en) Input buffer circuit for a microprocessor which prevents improper data input
US20030126552A1 (en) Dynamic parity inversion for I/O interconnects
SU1434443A1 (ru) Устройство пр мого доступа к пам ти
SU1401470A1 (ru) Устройство дл сопр жени ЭВМ с внешним устройством
SU1267415A1 (ru) Микропрограммное устройство управлени
KR0118651Y1 (ko) 피씨와 이미지 프로세서의 인터페이스장치
JPS6321938B2 (enrdf_load_stackoverflow)
SU1191915A1 (ru) Устройство дл сопр жени вычислительных машин в многопроцессорной вычислительной системе
JPS6235950A (ja) メモリ間のデ−タ転送方式
US20030088396A1 (en) Apparatus in an ICE system
JPS61170142A (ja) シリアル・デ−タ処理装置