JPS6081836A - 集積回路論理チップの試験装置 - Google Patents

集積回路論理チップの試験装置

Info

Publication number
JPS6081836A
JPS6081836A JP59122154A JP12215484A JPS6081836A JP S6081836 A JPS6081836 A JP S6081836A JP 59122154 A JP59122154 A JP 59122154A JP 12215484 A JP12215484 A JP 12215484A JP S6081836 A JPS6081836 A JP S6081836A
Authority
JP
Japan
Prior art keywords
chip
logic
driver
inhibit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59122154A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0533540B2 (https=
Inventor
チヤールズ・ウエイ‐ユアン・チヤ
デービツド・アラン・キースリング
ジヨン・ウイリアム・ハートマン
ウイリアム・ジヨン・スカーピロ、ジユニア
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6081836A publication Critical patent/JPS6081836A/ja
Publication of JPH0533540B2 publication Critical patent/JPH0533540B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31924—Voltage or current aspects, e.g. driver, receiver
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31905—Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP59122154A 1983-10-07 1984-06-15 集積回路論理チップの試験装置 Granted JPS6081836A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US540072 1983-10-07
US06/540,072 US4553049A (en) 1983-10-07 1983-10-07 Oscillation prevention during testing of integrated circuit logic chips

Publications (2)

Publication Number Publication Date
JPS6081836A true JPS6081836A (ja) 1985-05-09
JPH0533540B2 JPH0533540B2 (https=) 1993-05-19

Family

ID=24153869

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59122154A Granted JPS6081836A (ja) 1983-10-07 1984-06-15 集積回路論理チップの試験装置

Country Status (4)

Country Link
US (1) US4553049A (https=)
EP (1) EP0140206B1 (https=)
JP (1) JPS6081836A (https=)
DE (1) DE3469067D1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0972680A2 (en) 1998-07-14 2000-01-19 Kayama, Yuki A wing mirror for use in a vehicle

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4613771A (en) * 1984-04-18 1986-09-23 Burroughs Corporation Integrated circuit having three power bases and proportioned parasitic resistive and capacitive coupling to reduce output noise
US4596940A (en) * 1984-04-19 1986-06-24 Hewlett-Packard Company Three state differential ECL bus driver
US4644265A (en) * 1985-09-03 1987-02-17 International Business Machines Corporation Noise reduction during testing of integrated circuit chips
EP0233634A3 (de) * 1986-02-20 1989-07-26 Siemens Aktiengesellschaft Verfahren zum Funktionstest von digitalen Bausteinen
KR100224731B1 (ko) 1997-06-23 1999-10-15 윤종용 논리 디바이스 테스트 장치 및 방법
US6000050A (en) * 1997-10-23 1999-12-07 Synopsys, Inc. Method for minimizing ground bounce during DC parametric tests using boundary scan register
DE10038616B4 (de) * 2000-08-08 2012-07-12 Atmel Automotive Gmbh Verfahren und Anordnung zur Störunterdrückung in einer Empfängerschaltung
EP1475274B1 (en) * 2003-05-06 2011-08-31 Mitsubishi Electric Information Technology Centre Europe B.V. Seat occupant monitoring system and method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5760865A (en) * 1980-09-30 1982-04-13 Nec Corp Integrated circuit device
JPS5787150A (en) * 1980-11-19 1982-05-31 Matsushita Electric Ind Co Ltd Large-scale integrated circuit

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2121330C3 (de) * 1971-04-30 1974-10-17 Ludwig 6369 Dortelweil Illian Verfahren und Schaltungsanordnung zum Prüfen digital arbeitender elektronischer Geräte und ihrer Bauteile
US4000460A (en) * 1974-07-01 1976-12-28 Xerox Corporation Digital circuit module test system
US4070565A (en) * 1976-08-18 1978-01-24 Zehntel, Inc. Programmable tester method and apparatus
CA1079804A (en) * 1977-03-14 1980-06-17 Ibm Canada Limited - Ibm Canada Limitee Voltage sequencing circuit for sequencing voltage to an electrical device
US4204633A (en) * 1978-11-20 1980-05-27 International Business Machines Corporation Logic chip test system with path oriented decision making test pattern generator
JPS5621419A (en) * 1979-07-31 1981-02-27 Nec Corp Logical operation circuit
US4357703A (en) * 1980-10-09 1982-11-02 Control Data Corporation Test system for LSI circuits resident on LSI chips
US4398106A (en) * 1980-12-19 1983-08-09 International Business Machines Corporation On-chip Delta-I noise clamping circuit
US4394588A (en) * 1980-12-30 1983-07-19 International Business Machines Corporation Controllable di/dt push/pull driver
US4439858A (en) * 1981-05-28 1984-03-27 Zehntel, Inc. Digital in-circuit tester
DE3232199C1 (de) * 1982-08-30 1983-12-29 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung in ECL-Schaltungstechnik
US4499579A (en) * 1983-03-10 1985-02-12 Honeywell Information Systems Inc. Programmable logic array with dynamic test capability in the unprogrammed state

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5760865A (en) * 1980-09-30 1982-04-13 Nec Corp Integrated circuit device
JPS5787150A (en) * 1980-11-19 1982-05-31 Matsushita Electric Ind Co Ltd Large-scale integrated circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0972680A2 (en) 1998-07-14 2000-01-19 Kayama, Yuki A wing mirror for use in a vehicle

Also Published As

Publication number Publication date
EP0140206B1 (en) 1988-01-27
US4553049A (en) 1985-11-12
JPH0533540B2 (https=) 1993-05-19
EP0140206A1 (en) 1985-05-08
DE3469067D1 (en) 1988-03-03

Similar Documents

Publication Publication Date Title
KR100228756B1 (ko) 점진적 턴-온 특성의 cmos 구동기
US4477741A (en) Dynamic output impedance for 3-state drivers
JP3320565B2 (ja) 出力回路および動作方法
EP0727747B1 (en) ASIC bus structure based on multiplexer
US6421784B1 (en) Programmable delay circuit having a fine delay element selectively receives input signal and output signal of coarse delay element
US6914462B2 (en) Power-on reset circuit and method
US20030160644A1 (en) High-speed fully balanced differential flip-flop with reset
CA1256169A (en) Assist circuit for improving the rise time of an electronic signal
US4733168A (en) Test enabling circuit for enabling overhead test circuitry in programmable devices
US5019772A (en) Test selection techniques
JPS6081836A (ja) 集積回路論理チップの試験装置
US20020050813A1 (en) Burn-in test method for a semiconductor chip and burn-in test apparatus therefor
KR920003440B1 (ko) 중간전위생성회로
EP0173357A1 (en) Binary circuit with selectable output polarity
EP0595748A1 (en) Power up detection circuits
US6483373B1 (en) Input circuit having signature circuits in parallel in semiconductor device
KR100265046B1 (ko) 반도체 메모리 소자의 데이터 출력버퍼
US6040719A (en) Input receiver for limiting current during reliability screening
KR100706829B1 (ko) 반도체 메모리의 파워 업 신호 생성장치 및 방법
KR19980064295A (ko) 반도체 기판에 있어서 스위칭 전류 노이즈로부터 노이즈 센시티브 회로를 격리하는 방법 및 장치
CN223377446U (zh) 下电延迟电路和测试机
KR930007563B1 (ko) 에미터 결합 논리(ecl)회로
KR100190084B1 (ko) 반도체 장치의 특정 모드 신호 발생 회로
US20260025138A1 (en) Methods and semiconductor integrated circuits for managing logical behaviour of floating input pin
KR100279251B1 (ko) 반도체메모리디바이스의테스트장치