JPS6079455A - バス制御方式 - Google Patents

バス制御方式

Info

Publication number
JPS6079455A
JPS6079455A JP18820683A JP18820683A JPS6079455A JP S6079455 A JPS6079455 A JP S6079455A JP 18820683 A JP18820683 A JP 18820683A JP 18820683 A JP18820683 A JP 18820683A JP S6079455 A JPS6079455 A JP S6079455A
Authority
JP
Japan
Prior art keywords
bus
common bus
common
control signal
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18820683A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0113575B2 (it
Inventor
Susumu Yoshino
進 吉野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP18820683A priority Critical patent/JPS6079455A/ja
Publication of JPS6079455A publication Critical patent/JPS6079455A/ja
Publication of JPH0113575B2 publication Critical patent/JPH0113575B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
JP18820683A 1983-10-07 1983-10-07 バス制御方式 Granted JPS6079455A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18820683A JPS6079455A (ja) 1983-10-07 1983-10-07 バス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18820683A JPS6079455A (ja) 1983-10-07 1983-10-07 バス制御方式

Publications (2)

Publication Number Publication Date
JPS6079455A true JPS6079455A (ja) 1985-05-07
JPH0113575B2 JPH0113575B2 (it) 1989-03-07

Family

ID=16219625

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18820683A Granted JPS6079455A (ja) 1983-10-07 1983-10-07 バス制御方式

Country Status (1)

Country Link
JP (1) JPS6079455A (it)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0449192Y2 (it) * 1987-12-25 1992-11-19
JPH0314193U (it) * 1989-06-27 1991-02-13

Also Published As

Publication number Publication date
JPH0113575B2 (it) 1989-03-07

Similar Documents

Publication Publication Date Title
US6986005B2 (en) Low latency lock for multiprocessor computer system
US6014729A (en) Shared memory arbitration apparatus and method
US5764929A (en) Method and apparatus for improving bus bandwidth by reducing redundant access attempts
US4933838A (en) Segmentable parallel bus for multiprocessor computer systems
US5896516A (en) Method and apparatus for reducing propagation latency in a high speed crossbar switch
US20070067527A1 (en) Data transfer bus system connecting a plurality of bus masters
KR100480605B1 (ko) 네트워크 제어기의 송신부 버퍼 및 수신부 버퍼를제어하는 방법 및 네트워크 제어기
US7062588B2 (en) Data processing device accessing a memory in response to a request made by an external bus master
US6826644B1 (en) Peripheral component interconnect arbiter implementation with dynamic priority scheme
JP2591502B2 (ja) 情報処理システムおよびそのバス調停方式
JPS621057A (ja) 転送制御装置
JPS6079455A (ja) バス制御方式
JP3766377B2 (ja) バス制御装置及び情報処理システム
JPS5839331B2 (ja) 要求選択方式
JP3240863B2 (ja) 調停回路
KR100190184B1 (ko) 직렬버스를 통해 데이타를 송신하는 회로
JPH0337339B2 (it)
WO1994009437A1 (en) Signal handling system with a shared data memory
JP3415474B2 (ja) バスブリッジ調停方式
US6681260B1 (en) Data transfer method in function expansion system
JP2632049B2 (ja) マルチプロセッサシステム
JPS6280753A (ja) バス制御方式
JP3403932B2 (ja) データ入出力装置
JPS6217263B2 (it)
JPH05290008A (ja) マルチｃｐｕシステムのリセット方式