JPS6076814A - Synthesizer type signal generator - Google Patents

Synthesizer type signal generator

Info

Publication number
JPS6076814A
JPS6076814A JP58184790A JP18479083A JPS6076814A JP S6076814 A JPS6076814 A JP S6076814A JP 58184790 A JP58184790 A JP 58184790A JP 18479083 A JP18479083 A JP 18479083A JP S6076814 A JPS6076814 A JP S6076814A
Authority
JP
Japan
Prior art keywords
voltage
signal generator
controlled oscillator
output
synthesizer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58184790A
Other languages
Japanese (ja)
Inventor
Yasuteru Yonezawa
米沢 康輝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58184790A priority Critical patent/JPS6076814A/en
Publication of JPS6076814A publication Critical patent/JPS6076814A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

PURPOSE:To limit the input voltage to be applid to a voltage control oscillator to a lockable range by deciding both upper and lower limits with high and low reference voltages for the voltage proportional to the phase difference between the frequency of a reference signal and the output frequency of the voltage control oscillator. CONSTITUTION:The frequency of a reference signal A and the output frequency of a voltage control oscillator 1 are supplied to a charge pump 3 via a phase wave detector 4 and converted into the digital voltage proportional to the phase difference between both frequencies to be supplied to an LPF2. A voltage range limiting circuit 7 consisting of voltage division resistances 9-11, diodes 12 and 13 and a resistance 8 of large resistance value is set between the LPF2 and the oscillator 1. Then the voltage obtained by deciding both upper and lower limits of the output voltage V1 of the LPF2 with high and low reference voltages set by the forward voltages of diodes 12 and 13 as well as the resistances 9-11 is supplied to the oscillator 1.

Description

【発明の詳細な説明】 〔技術分野〕 本発明はシンセサイザ一方式信号発生器、特に自3ib
車電話用移動機のシンセサイザ一方式発生器に関する。
[Detailed Description of the Invention] [Technical Field] The present invention relates to a synthesizer one-way signal generator, particularly a self-3ib signal generator.
This invention relates to a synthesizer one-way generator for a mobile phone.

〔背景技術〕[Background technology]

第1図は従来例に係るシンセサイザ一方式信号発生器の
ブロック図であり、電圧制御発振器1、ローパスフィル
ター2、チャージポンプ3および位相検波器4により構
成されている。この動作の概要を説明すると、位相検波
器4とチャージポンプ3は基準信号Aの周波数と、電圧
制御発振器1の出力周波数との位相差に比例したデジタ
ル的な電圧を出力する。ローパスフィルター2はこれを
連続的なアナログ電圧に変換して電圧制御発振器1に印
加し、電圧制御発振器1の出力信号Bの周波数を制御す
る。信号発生器は負のフィードバックループを形成して
いるので、出力周波数は所定の周波数に正確に設定され
る。
FIG. 1 is a block diagram of a conventional synthesizer-type signal generator, which is composed of a voltage-controlled oscillator 1, a low-pass filter 2, a charge pump 3, and a phase detector 4. To summarize this operation, the phase detector 4 and the charge pump 3 output a digital voltage proportional to the phase difference between the frequency of the reference signal A and the output frequency of the voltage controlled oscillator 1. The low pass filter 2 converts this into a continuous analog voltage and applies it to the voltage controlled oscillator 1 to control the frequency of the output signal B of the voltage controlled oscillator 1. Since the signal generator forms a negative feedback loop, the output frequency is precisely set to a predetermined frequency.

ところでフィードバックループを形成してロックできる
電圧制御発振器1の入力電圧範囲は限られている。この
ため従来何らかの原因により、その範囲外の電圧が加わ
り、ループのロックがはずれる欠点があった。
Incidentally, the input voltage range of the voltage controlled oscillator 1 in which a feedback loop can be formed and locked is limited. For this reason, conventionally there has been a drawback that for some reason a voltage outside the range is applied and the loop becomes unlocked.

〔発明の目的〕[Purpose of the invention]

本発明は上記の点に鑑み提案されたものであり、γR電
圧制御発振器コントロール入力側に電圧範囲限定回路を
備えた信号発生器の提供を目的とする。
The present invention has been proposed in view of the above points, and an object of the present invention is to provide a signal generator equipped with a voltage range limiting circuit on the control input side of a γR voltage controlled oscillator.

〔発明の構成〕[Structure of the invention]

本発明は第1の基準電圧とこの電圧より低い第2の基準
電圧とを発生する電圧分圧回路と、前記ローパスフィル
ターの出力電圧が第1の基準電圧より高いどき第1の基
準電圧(−限定して前記電圧制御発振器に入力し、前記
ローパスフィルターの出力電圧が第2の基準電圧より低
いとき第2の基準電圧に限定して前Re電圧制御発振器
入力する電圧リミット回路とによって構成される電圧範
囲限定回路を有することを特徴とする。
The present invention includes a voltage divider circuit that generates a first reference voltage and a second reference voltage lower than this voltage, and a first reference voltage (-) when the output voltage of the low-pass filter is higher than the first reference voltage. and a voltage limit circuit that limits the voltage to the second reference voltage and inputs it to the voltage controlled oscillator when the output voltage of the low-pass filter is lower than the second reference voltage. It is characterized by having a voltage range limiting circuit.

〔実施例〕〔Example〕

本発明の実施例の′4皆成について、図面を参照し7K
から説明する。第2図は本発明の実施例に係るシンセサ
イザ一方式信号発生器の一部回路図を含むブロック図で
ある。図において同じ符番は第1図(二示すものと共通
のものである。
7K with reference to the drawings for all '4 configurations of the embodiments of the present invention.
I will explain from. FIG. 2 is a block diagram including a partial circuit diagram of a synthesizer one-way signal generator according to an embodiment of the present invention. The same reference numerals in the figures are the same as those shown in Figures 1 and 2.

7は実施例(=係る電圧範囲限定回路であり、ローパス
フィルター2の出力と電圧制御発振器1の入力との間に
挿入されている。電圧範囲限定回路Iは分圧抵抗9 、
10 、11とダイオード12,13jHよび抵抗値の
大さい抵抗8によって構成されている。
7 is the voltage range limiting circuit according to the embodiment, and is inserted between the output of the low-pass filter 2 and the input of the voltage controlled oscillator 1.The voltage range limiting circuit I includes a voltage dividing resistor 9,
10 and 11, diodes 12 and 13jH, and a resistor 8 with a large resistance value.

またvlはローパスフィルター2の出力′磁圧、v2は
抵抗9と抵抗10の接続点での゛磁圧、鴇は抵抗10と
抵抗11の接続点での電圧を示す。尚、抵抗8の抵抗値
の大きさは71点から電源側をみた等価抵抗値および7
1点から電源側をみた等価抵抗値と次のよう7′l:関
係がある。
Further, vl indicates the output magnetic pressure of the low-pass filter 2, v2 indicates the magnetic pressure at the connection point between the resistors 9 and 10, and 鈥收 indicates the voltage at the connection point between the resistors 10 and 11. The resistance value of resistor 8 is the equivalent resistance value when looking at the power supply side from 71 points and 7
There is a relationship between the equivalent resistance value when looking at the power supply side from one point as follows.

抵抗8〉77点から電源側をみた等価抵抗値抵抗8>■
;点から電源側をみた等価抵抗値。
Resistance 8>Equivalent resistance value when looking at the power supply side from 77 pointsResistance 8>■
;Equivalent resistance value when looking at the power supply side from the point.

また、電圧制御発振器1のロック可能のコントロール電
圧の上限および下限電圧をそれぞれV+rg。
Further, the upper and lower limit voltages of the lockable control voltage of the voltage controlled oscillator 1 are respectively V+rg.

V−inおよびダイオードの順方向電圧をVfとし、分
圧値V7.V、は V、=V彼−Vf Vs =v= + Vf のよう(=設定する。
Let V-in and the forward voltage of the diode be Vf, and the divided voltage value V7. V, is set as V, = Vhe - Vf Vs = v = + Vf.

次に本発明に係るシンセサイザ一方式信号発生器の動作
を第3図の動作説明図を用いて説明する。
Next, the operation of the synthesizer one-type signal generator according to the present invention will be explained using the operation explanatory diagram of FIG.

ローパスフィルター2の出力電圧v1カ■りVl<V:
式ノドきV、−Vf<V、 <V、 +Vfテあるから
、ダイオード12.13には電流が流れず、電圧V、は
そのまま電圧制御発振器1に印加し、ロック状態Iユ移
行しうる(第3図(A)参照)。
Output voltage of low-pass filter 2 v1 = Vl<V:
Since the equations V, -Vf<V, <V, +Vf exist, no current flows through the diodes 12 and 13, and the voltage V is directly applied to the voltage controlled oscillator 1, allowing it to transition to the locked state ( (See Figure 3(A)).

何らかの要因でローパスフィルター2の出力電圧V、が
v1≧Vra即ちV1≧V、 + Vfとなると電源側
へ電流が流出するが(第3図(B)参照)、抵抗8の値
が大きいので電流C二よる電圧降下は、はとんど抵抗8
の両端で消費され、従ってV2の電圧レベルはほとんど
上昇しない。このためV4は設定電圧v2+vf=vm
に抑えられるのでロック状態からはずれることはない。
If for some reason the output voltage V of the low-pass filter 2 becomes v1≧Vra, that is, V1≧V, +Vf, a current flows to the power supply side (see Figure 3 (B)), but since the value of the resistor 8 is large, the current The voltage drop due to C2 is almost the same as resistance 8.
is consumed across V2, so the voltage level of V2 hardly increases. Therefore, V4 is the set voltage v2 + vf = vm
Since it can be suppressed to

また何らかの架内でローパスフィルター2の出力’ih
: IE V+ カV1≦V=即ちV、 <Vl−V7
 トfx ル、!l:電源側から電流が流入するが(第
3図(C)参照)、この」、す合も電流による電圧降下
はほとんど抵抗8の両郊1で消費され、従ってV9の電
圧レベルはほとんど低下しlい。このためv4は設定電
圧V、−vf=V鱈で抑えられるのでロック状態からは
ずれることはない。
In addition, the output of low-pass filter 2 'ih
: IE V+ V1≦V=i.e., V, <Vl-V7
Tofx le! l: Current flows in from the power supply side (see Figure 3 (C)), but in this case, most of the voltage drop due to the current is consumed on both sides of resistor 8, and therefore the voltage level of V9 almost decreases. It's quiet. Therefore, v4 is suppressed by the set voltage V, -vf=V, so that it does not go out of the locked state.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明に係るシンセサイザ一方式信
号発生器によれば、ロック可能範囲外の電圧が電圧制御
発振器に入力したときもロック可能範囲レベル(二設定
するので安定した動作を得ることができる。
As explained above, according to the synthesizer one-type signal generator according to the present invention, stable operation can be obtained even when a voltage outside the lockable range is input to the voltage controlled oscillator because the lockable range level (2) is set. can.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来例に係るシンセサイザ一方式信号発生器の
ブロック図、第2図は本発明の実施例に係るシンセサイ
ザ一方式信号発生器の一部回路図を含むブロック図、第
3図は本発明の実施例に係るシンセサイザ一方式信号発
生器の動作説明図である。 1・・・電圧制御発振器 2・・・ローパスフィルター
3・・・チャージポンプ 4・・・位相検波器7・・・
電圧範囲限定回路 8〜11・・・抵抗12.13・・
・ダイオード
FIG. 1 is a block diagram of a conventional synthesizer one-way signal generator, FIG. 2 is a block diagram including a partial circuit diagram of a synthesizer one-way signal generator according to an embodiment of the present invention, and FIG. 3 is a block diagram of a synthesizer one-way signal generator according to an embodiment of the present invention. FIG. 2 is an explanatory diagram of the operation of the synthesizer one-type signal generator according to the embodiment of the invention. 1... Voltage controlled oscillator 2... Low pass filter 3... Charge pump 4... Phase detector 7...
Voltage range limited circuit 8 to 11...Resistance 12.13...
·diode

Claims (1)

【特許請求の範囲】 ローパスフィルターと電圧制御発振器とを備えたシンセ
サイザ一方式信号発生器において、第1の基準電圧とこ
の電圧より低い第2の基準電圧とを発生する電圧分圧回
路と、 前記ローパスフィルターの出力電圧が第1の基準電圧よ
り高いとき第1の基準電圧に限定して前記電圧制御発振
器(二人力し、剪定ローパスフィルターの出力電圧が第
2の基準電圧より低いとき第2の基準電圧に限定して前
記電圧制御発振器入力する電圧リミット回路とによって
構成される電圧範囲限定回路を有することを特徴とする
ミスロック防止機能付きのシンセサイザ一方式信号発生
器。
[Scope of Claims] A synthesizer-type signal generator equipped with a low-pass filter and a voltage-controlled oscillator, comprising: a voltage divider circuit that generates a first reference voltage and a second reference voltage lower than the first reference voltage; When the output voltage of the low-pass filter is higher than the first reference voltage, the voltage controlled oscillator (two people) is limited to the first reference voltage, and when the output voltage of the pruning low-pass filter is lower than the second reference voltage, the second 1. A synthesizer one-type signal generator with a mislock prevention function, comprising a voltage range limiting circuit that inputs only a reference voltage to the voltage controlled oscillator.
JP58184790A 1983-10-03 1983-10-03 Synthesizer type signal generator Pending JPS6076814A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58184790A JPS6076814A (en) 1983-10-03 1983-10-03 Synthesizer type signal generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58184790A JPS6076814A (en) 1983-10-03 1983-10-03 Synthesizer type signal generator

Publications (1)

Publication Number Publication Date
JPS6076814A true JPS6076814A (en) 1985-05-01

Family

ID=16159334

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58184790A Pending JPS6076814A (en) 1983-10-03 1983-10-03 Synthesizer type signal generator

Country Status (1)

Country Link
JP (1) JPS6076814A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50105364A (en) * 1974-01-28 1975-08-20

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50105364A (en) * 1974-01-28 1975-08-20

Similar Documents

Publication Publication Date Title
JPS621322A (en) Frequency synthesizer
JPS6076814A (en) Synthesizer type signal generator
JP2508180Y2 (en) Direct modulation PLL circuit
JP3070076B2 (en) Phase-locked oscillation circuit
JP3343918B2 (en) Divider
JPH0328606Y2 (en)
JPH0631784Y2 (en) PLL circuit
JPS6333383Y2 (en)
JPH01190126A (en) Phase locked loop circuit
JPS6441523A (en) External control type atomic oscillator
JPH0481127A (en) Phase locked loop circuit
JPH0537370A (en) Frequency synthesizer
JPH071855Y2 (en) Double balance mixer
JP2768013B2 (en) Divider
JPH01319309A (en) Amplitude modulation circuit
JPS6253961B2 (en)
JPS59140541U (en) PLL synthesizer
JPS5923188B2 (en) switching regulator
JPS62290214A (en) Phase locked oscillator
JPH04117729A (en) Oscillation circuit
JPS62159558A (en) Frequency modulator
JPH0239892B2 (en)
JPS61158213A (en) Phase comparator
JPH04183118A (en) Pll circuit
JPH02125529A (en) Pll circuit