JPS6072059A - デ−タ転送制御方式 - Google Patents

デ−タ転送制御方式

Info

Publication number
JPS6072059A
JPS6072059A JP58180005A JP18000583A JPS6072059A JP S6072059 A JPS6072059 A JP S6072059A JP 58180005 A JP58180005 A JP 58180005A JP 18000583 A JP18000583 A JP 18000583A JP S6072059 A JPS6072059 A JP S6072059A
Authority
JP
Japan
Prior art keywords
data
transfer
command
processing device
transferred
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58180005A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6356574B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Noboru Yamamoto
昇 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58180005A priority Critical patent/JPS6072059A/ja
Publication of JPS6072059A publication Critical patent/JPS6072059A/ja
Publication of JPS6356574B2 publication Critical patent/JPS6356574B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP58180005A 1983-09-28 1983-09-28 デ−タ転送制御方式 Granted JPS6072059A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58180005A JPS6072059A (ja) 1983-09-28 1983-09-28 デ−タ転送制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58180005A JPS6072059A (ja) 1983-09-28 1983-09-28 デ−タ転送制御方式

Publications (2)

Publication Number Publication Date
JPS6072059A true JPS6072059A (ja) 1985-04-24
JPS6356574B2 JPS6356574B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-11-08

Family

ID=16075786

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58180005A Granted JPS6072059A (ja) 1983-09-28 1983-09-28 デ−タ転送制御方式

Country Status (1)

Country Link
JP (1) JPS6072059A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPS6356574B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-11-08

Similar Documents

Publication Publication Date Title
US20060136654A1 (en) Method and computer program product to increase I/O write performance in a redundant array
US20040103242A1 (en) Solid state disk on module with high speed data transmission
WO2019000456A1 (zh) 传输数据掩码的方法、内存控制器、内存芯片和计算机系统
JPH03204023A (ja) 磁気記録装置の二重化制御方式
JPS6072059A (ja) デ−タ転送制御方式
US20230169029A1 (en) Method of transmitting Universal Serial Bus (USB) commands and associated electronic device
US11442882B2 (en) Bridge circuit for providing conversion between PCIe-NVMe protocol and NVMe-TCP protocol and computer system using the same
JP2003085017A (ja) データ保証システム
US20040186949A1 (en) XIP system and method for serial memory
JPH06236340A (ja) データ転送方法及び転送装置
US12271260B2 (en) Method to retrieve transaction address resulting in an uncorrectable PCIe error
JP2810265B2 (ja) データ蓄積装置及び情報処理システム
JP3262130B2 (ja) 情報処理装置
CN114461145A (zh) 一种扩容固态硬盘及其扩容、数据写入和数据读取方法
CN117520240A (zh) 在存储介质之间传输数据的方法及系统
CN116107501A (zh) 数据保护方法及其闪存设备
CN119025013A (zh) 数据处理方法、系统以及存储设备、电子设备
CN114911736A (zh) 一种主从机系统
JPS58169614A (ja) バス制御方式
JPH02136951A (ja) Ｄｍａ転送方式
JPS61165160A (ja) バス制御方式
JPH076117A (ja) データ転送方式及びデータ転送装置
JPS59177647A (ja) ステ−タス確認制御方式
JPS6182260A (ja) 入出力割込み制御方式
JPH0395652A (ja) 二重化システム用記憶装置