JPS6072045A - 半導体メモリ装置 - Google Patents

半導体メモリ装置

Info

Publication number
JPS6072045A
JPS6072045A JP58179363A JP17936383A JPS6072045A JP S6072045 A JPS6072045 A JP S6072045A JP 58179363 A JP58179363 A JP 58179363A JP 17936383 A JP17936383 A JP 17936383A JP S6072045 A JPS6072045 A JP S6072045A
Authority
JP
Japan
Prior art keywords
memory cell
state
test
memory device
cell group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58179363A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6255240B2 (enExample
Inventor
Tetsuji Sato
哲司 佐藤
Nobuo Tsuda
津田　伸生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP58179363A priority Critical patent/JPS6072045A/ja
Publication of JPS6072045A publication Critical patent/JPS6072045A/ja
Publication of JPS6255240B2 publication Critical patent/JPS6255240B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/848—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by adjacent switching

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
JP58179363A 1983-09-29 1983-09-29 半導体メモリ装置 Granted JPS6072045A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58179363A JPS6072045A (ja) 1983-09-29 1983-09-29 半導体メモリ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58179363A JPS6072045A (ja) 1983-09-29 1983-09-29 半導体メモリ装置

Publications (2)

Publication Number Publication Date
JPS6072045A true JPS6072045A (ja) 1985-04-24
JPS6255240B2 JPS6255240B2 (enExample) 1987-11-18

Family

ID=16064538

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58179363A Granted JPS6072045A (ja) 1983-09-29 1983-09-29 半導体メモリ装置

Country Status (1)

Country Link
JP (1) JPS6072045A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63102098A (ja) * 1986-10-02 1988-05-06 アメリカン　テレフォン　アンド　テレグラフ　カムパニー 集積回路
JPS63164100A (ja) * 1986-12-26 1988-07-07 Hiroshi Nakamura 半導体集積回路メモリ
JPH04233045A (ja) * 1990-06-20 1992-08-21 American Teleph & Telegr Co <Att> データ圧縮方法及び装置
JPH07254286A (ja) * 1994-03-16 1995-10-03 Nippon Motorola Ltd 低消費電力半導体メモリ装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63102098A (ja) * 1986-10-02 1988-05-06 アメリカン　テレフォン　アンド　テレグラフ　カムパニー 集積回路
JPS63164100A (ja) * 1986-12-26 1988-07-07 Hiroshi Nakamura 半導体集積回路メモリ
JPH04233045A (ja) * 1990-06-20 1992-08-21 American Teleph & Telegr Co <Att> データ圧縮方法及び装置
JPH07254286A (ja) * 1994-03-16 1995-10-03 Nippon Motorola Ltd 低消費電力半導体メモリ装置

Also Published As

Publication number Publication date
JPS6255240B2 (enExample) 1987-11-18

Similar Documents

Publication Publication Date Title
KR100559022B1 (ko) 테스트 및 리페어를 위한 방법 및 회로
US6392938B1 (en) Semiconductor memory device and method of identifying programmed defective address thereof
KR960002013B1 (ko) 테스트회로를 구비한 반도체기억장치
US7139204B1 (en) Method and system for testing a dual-port memory at speed in a stressed environment
JPH1083695A (ja) テスト対象の半導体記憶回路を備えた半導体装置及び半導体記憶回路のテスト方法及び半導体記憶回路の読み出し回路。
JP2001325800A (ja) 半導体集積回路装置および製造方法
CN109817259B (zh) 静态随机存取存储器装置、其冗余电路及半导体装置
JP3022990B2 (ja) 種々の検査パターンを有する並列検査による半導体メモリの検査回路装置
JP4782937B2 (ja) 半導体記憶装置
US6868021B2 (en) Rapidly testable semiconductor memory device
US4972380A (en) Decoding circuit for functional block
KR20010086356A (ko) 반도체 메모리
CN100492546C (zh) 自集成芯片读出缺陷信息项之方法及集成存储芯片
US6301678B1 (en) Test circuit for reducing test time in semiconductor memory device having multiple data input/output terminals
US6530040B1 (en) Parallel test in asynchronous memory with single-ended output path
JPS6072045A (ja) 半導体メモリ装置
US5910923A (en) Memory access circuits for test time reduction
US20180342308A1 (en) Semiconductor device
US6473345B2 (en) Semiconductor memory device which can be simultaneously tested even when the number of semiconductor memory devices is large and semiconductor wafer on which the semiconductor memory devices are formed
KR100506531B1 (ko) 반도체 메모리 장치의 병렬 비트 테스트 방법 및 그테스트 회로
JP2930037B2 (ja) 半導体メモリ及びそのテスト方法
US7085974B2 (en) Semiconductor device, method of testing the same and electronic instrument
KR100871691B1 (ko) 병렬 비트 테스트 방법 및 그 방법을 사용하는 반도체메모리 장치
KR102087509B1 (ko) 메모리 디바이스
JPH0574195A (ja) 半導体記憶装置