JPS6061848A - メモリシステム - Google Patents

メモリシステム

Info

Publication number
JPS6061848A
JPS6061848A JP59159428A JP15942884A JPS6061848A JP S6061848 A JPS6061848 A JP S6061848A JP 59159428 A JP59159428 A JP 59159428A JP 15942884 A JP15942884 A JP 15942884A JP S6061848 A JPS6061848 A JP S6061848A
Authority
JP
Japan
Prior art keywords
memory
bit
chip
row
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59159428A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6326420B2 (en, 2012
Inventor
シドハース・ロメシヤンドラ・シヤー
シヤンカー・シン
ヴイジエンドラ・パル・シン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6061848A publication Critical patent/JPS6061848A/ja
Publication of JPS6326420B2 publication Critical patent/JPS6326420B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP59159428A 1983-09-02 1984-07-31 メモリシステム Granted JPS6061848A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US528718 1983-09-02
US06/528,718 US4584682A (en) 1983-09-02 1983-09-02 Reconfigurable memory using both address permutation and spare memory elements

Publications (2)

Publication Number Publication Date
JPS6061848A true JPS6061848A (ja) 1985-04-09
JPS6326420B2 JPS6326420B2 (en, 2012) 1988-05-30

Family

ID=24106861

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59159428A Granted JPS6061848A (ja) 1983-09-02 1984-07-31 メモリシステム

Country Status (4)

Country Link
US (1) US4584682A (en, 2012)
EP (1) EP0135780B1 (en, 2012)
JP (1) JPS6061848A (en, 2012)
DE (1) DE3481350D1 (en, 2012)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8401569A (nl) * 1984-05-16 1985-12-16 Philips Nv Serie-parallel-serie-digitaal werkend systeem.
GB8612454D0 (en) * 1986-05-22 1986-07-02 Inmos Ltd Redundancy scheme for multi-stage apparatus
JPS63165930A (ja) * 1986-12-27 1988-07-09 Toshiba Corp エラ−検査装置
US4730130A (en) * 1987-01-05 1988-03-08 Motorola, Inc. Writable array logic
JPH071640B2 (ja) * 1987-06-03 1995-01-11 三菱電機株式会社 半導体記憶装置の欠陥救済装置
GB2212978A (en) * 1987-11-30 1989-08-02 Plessey Co Plc An integrated circuit having a patch array
JPH01150110U (en, 2012) * 1988-04-01 1989-10-17
US5063533A (en) * 1989-04-10 1991-11-05 Motorola, Inc. Reconfigurable deinterleaver/interleaver for block oriented data
USH1176H (en) 1989-08-30 1993-04-06 Cray Research, Inc. Bit dispersement method for enhanced SEC-DED error detection and correction in multi-bit memory devices
JP2617026B2 (ja) * 1989-12-22 1997-06-04 インターナショナル・ビジネス・マシーンズ・コーポレーション 障害余裕性メモリ・システム
US5392292A (en) * 1991-06-27 1995-02-21 Cray Research, Inc. Configurable spare memory chips
US5267242A (en) * 1991-09-05 1993-11-30 International Business Machines Corporation Method and apparatus for substituting spare memory chip for malfunctioning memory chip with scrubbing
KR0121800B1 (ko) * 1992-05-08 1997-11-22 사또오 후미오 메모리 카드장치
US5321697A (en) * 1992-05-28 1994-06-14 Cray Research, Inc. Solid state storage device
GB9305801D0 (en) * 1993-03-19 1993-05-05 Deans Alexander R Semiconductor memory system
US5533194A (en) * 1994-12-28 1996-07-02 International Business Machines Corporation Hardware-assisted high speed memory test apparatus and method
US5917838A (en) * 1998-01-05 1999-06-29 General Dynamics Information Systems, Inc. Fault tolerant memory system
US6480982B1 (en) * 1999-06-04 2002-11-12 International Business Machines Corporation Computer RAM memory system with enhanced scrubbing and sparing
JP2007257791A (ja) * 2006-03-24 2007-10-04 Fujitsu Ltd 半導体記憶装置
US10990472B2 (en) 2018-07-24 2021-04-27 Micron Technology, Inc. Spare substitution in memory system

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1963895C3 (de) * 1969-06-21 1973-11-29 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Datenspeicher und Datenspeicher anste'uerschaltung
SE358755B (en, 2012) * 1972-06-09 1973-08-06 Ericsson Telefon Ab L M
US3812336A (en) * 1972-12-18 1974-05-21 Ibm Dynamic address translation scheme using orthogonal squares
US4093985A (en) * 1976-11-05 1978-06-06 North Electric Company Memory sparing arrangement
JPS598852B2 (ja) * 1979-07-30 1984-02-28 富士通株式会社 エラ−処理方式
US4358833A (en) * 1980-09-30 1982-11-09 Intel Corporation Memory redundancy apparatus for single chip memories
US4380066A (en) * 1980-12-04 1983-04-12 Burroughs Corporation Defect tolerant memory
JPS57150197A (en) * 1981-03-11 1982-09-16 Nippon Telegr & Teleph Corp <Ntt> Storage circuit
US4422161A (en) * 1981-10-08 1983-12-20 Rca Corporation Memory array with redundant elements
US4450559A (en) * 1981-12-24 1984-05-22 International Business Machines Corporation Memory system with selective assignment of spare locations
US4461001A (en) * 1982-03-29 1984-07-17 International Business Machines Corporation Deterministic permutation algorithm
US4489403A (en) * 1982-05-24 1984-12-18 International Business Machines Corporation Fault alignment control system and circuits
US4485471A (en) * 1982-06-01 1984-11-27 International Business Machines Corporation Method of memory reconfiguration for fault tolerant memory
US4453248A (en) * 1982-06-16 1984-06-05 International Business Machines Corporation Fault alignment exclusion method to prevent realignment of previously paired memory defects

Also Published As

Publication number Publication date
EP0135780B1 (en) 1990-02-07
DE3481350D1 (de) 1990-03-15
JPS6326420B2 (en, 2012) 1988-05-30
EP0135780A3 (en) 1988-01-07
US4584682A (en) 1986-04-22
EP0135780A2 (en) 1985-04-03

Similar Documents

Publication Publication Date Title
JPS6061848A (ja) メモリシステム
US4945512A (en) High-speed partitioned set associative cache memory
US5966389A (en) Flexible ECC/parity bit architecture
US4453251A (en) Error-correcting memory with low storage overhead and fast correction mechanism
US5109360A (en) Row/column address interchange for a fault-tolerant memory system
US4456980A (en) Semiconductor memory device
US4562576A (en) Data storage apparatus
US6041422A (en) Fault tolerant memory system
JPS58111200A (ja) デ−タ処理システム
JPH071640B2 (ja) 半導体記憶装置の欠陥救済装置
US4689792A (en) Self test semiconductor memory with error correction capability
JPS6237423B2 (en, 2012)
JPH0136135B2 (en, 2012)
US4939733A (en) Syndrome generator for Hamming code and method for generating syndrome for Hamming code
JPH0136134B2 (en, 2012)
US4489403A (en) Fault alignment control system and circuits
EP0096779B1 (en) Multi-bit error scattering arrangement to provide fault tolerant semiconductor memory
JPS6237422B2 (en, 2012)
US4462091A (en) Word group redundancy scheme
US20040059974A1 (en) Reconfiguration device for faulty memory
US7117428B2 (en) Redundancy register architecture for soft-error tolerance and methods of making the same
US20250316325A1 (en) Memory and memory system with both long and short sub_word lines connected to same row
US12417815B2 (en) Memory device including error correction device
EP0797147B1 (en) Method for recovering failed memory devices
GB2125590A (en) Data storage with error detection