JPS6055125U - Inverted signal generation circuit - Google Patents
Inverted signal generation circuitInfo
- Publication number
- JPS6055125U JPS6055125U JP14638883U JP14638883U JPS6055125U JP S6055125 U JPS6055125 U JP S6055125U JP 14638883 U JP14638883 U JP 14638883U JP 14638883 U JP14638883 U JP 14638883U JP S6055125 U JPS6055125 U JP S6055125U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- inverted signal
- signal generation
- output signal
- generation circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図及び第2図は従来例を示す回路図、第3図は本考
案に係る反転信号発生回路の実施例を示す回路図、第4
図は第3図の回路内の信号のタイミングチャートである
。
22・・・R579717071回路、24・・・17
9717071回路、28・・・・・・信号反転検出回
路、30・・・・・・単安定マルチバイブレータ、38
・・・・・・押釦スイッチ、41・・・・・・電源リセ
ット回路。1 and 2 are circuit diagrams showing a conventional example, FIG. 3 is a circuit diagram showing an embodiment of an inverted signal generation circuit according to the present invention, and FIG.
The figure is a timing chart of signals in the circuit of FIG. 3. 22...R579717071 circuit, 24...17
9717071 circuit, 28... Signal inversion detection circuit, 30... Monostable multivibrator, 38
...Push button switch, 41...Power reset circuit.
Claims (1)
71回路へ入力し、この179717071回路の出力
信号を信号反転検出回路、単安定マルチバイブレータを
一次介してこのR579717071回路の入力側へ帰
還し、電源リセット回路の出力信号を前記両フリップフ
ロップ回路のクリア用端子へ入力し、スイッチ出力信号
をこのR579717071回路へ入力することにより
前記179717071回路から反転信号を発生させる
ことを特徴とした反転信号発生回路。The output signal of the R579717071 circuit is 1797170
71 circuit, the output signal of this 179717071 circuit is returned to the input side of this R579717071 circuit via a signal inversion detection circuit and a monostable multivibrator, and the output signal of the power supply reset circuit is cleared for both flip-flop circuits. An inverted signal generation circuit, characterized in that an inverted signal is generated from the R579717071 circuit by inputting the switch output signal to the R579717071 circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14638883U JPS6055125U (en) | 1983-09-21 | 1983-09-21 | Inverted signal generation circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14638883U JPS6055125U (en) | 1983-09-21 | 1983-09-21 | Inverted signal generation circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6055125U true JPS6055125U (en) | 1985-04-18 |
JPH0311951Y2 JPH0311951Y2 (en) | 1991-03-22 |
Family
ID=30325858
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14638883U Granted JPS6055125U (en) | 1983-09-21 | 1983-09-21 | Inverted signal generation circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6055125U (en) |
-
1983
- 1983-09-21 JP JP14638883U patent/JPS6055125U/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0311951Y2 (en) | 1991-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6095721U (en) | electronic volume circuit | |
JPS6055125U (en) | Inverted signal generation circuit | |
JPS6044320U (en) | Chattering removal circuit | |
JPS59125141U (en) | switching circuit | |
JPS5984697U (en) | Arithmetic circuit | |
JPS6040177U (en) | Test pattern signal generator | |
JPS586435U (en) | Multiphase generation circuit | |
JPS60116527U (en) | timer | |
JPS59182797U (en) | alarm circuit | |
JPS58107633U (en) | Output circuit | |
JPS5914449U (en) | Synchronous signal input circuit | |
JPS59119668U (en) | Frame pulse generation circuit | |
JPS59119734U (en) | Static relay output circuit | |
JPS5917015U (en) | Signal switching circuit | |
JPS5885831U (en) | Test input pulse generator for pulse pickup circuit | |
JPS60116549U (en) | Main/slave computer synchronization device | |
JPS59153588U (en) | Muting circuit of monitor receiver | |
JPS6147531U (en) | D flip-flop for holding switch input | |
JPS60129722U (en) | signal generation circuit | |
JPS58123393U (en) | electronic time switch | |
JPS58152029U (en) | Narrow pulse generation circuit | |
JPS5811332U (en) | Waveform shaping circuit | |
JPS59192741U (en) | CMI code clock extraction circuit | |
JPS60127099U (en) | Sound addition device | |
JPS5882039U (en) | phase comparison circuit |