JPS6040590A - 信号判定回路 - Google Patents
信号判定回路Info
- Publication number
- JPS6040590A JPS6040590A JP58149040A JP14904083A JPS6040590A JP S6040590 A JPS6040590 A JP S6040590A JP 58149040 A JP58149040 A JP 58149040A JP 14904083 A JP14904083 A JP 14904083A JP S6040590 A JPS6040590 A JP S6040590A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- trigger
- memory
- input
- limit value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58149040A JPS6040590A (ja) | 1983-08-15 | 1983-08-15 | 信号判定回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58149040A JPS6040590A (ja) | 1983-08-15 | 1983-08-15 | 信号判定回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6040590A true JPS6040590A (ja) | 1985-03-02 |
JPH0256689B2 JPH0256689B2 (enrdf_load_stackoverflow) | 1990-11-30 |
Family
ID=15466333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58149040A Granted JPS6040590A (ja) | 1983-08-15 | 1983-08-15 | 信号判定回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6040590A (enrdf_load_stackoverflow) |
-
1983
- 1983-08-15 JP JP58149040A patent/JPS6040590A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0256689B2 (enrdf_load_stackoverflow) | 1990-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5535402A (en) | System for (N•M)-bit correlation using N M-bit correlators | |
US20020188781A1 (en) | Apparatus and methods for initializing integrated circuit addresses | |
GB2222012A (en) | Multiple function data processing | |
US4229802A (en) | Digital adding device | |
JPS6040590A (ja) | 信号判定回路 | |
US5524087A (en) | Method of forming a signal wave from first and second waveform data | |
JPS5979495A (ja) | シフト回路 | |
US4795984A (en) | Multi-marker, multi-destination timing signal generator | |
US4197587A (en) | Correction circuit for arithmetic operations with non-hexadecimal operands in hexadecimal arithmetic units | |
JPS58129658A (ja) | マイクロプログラム制御装置 | |
JPH0257869B2 (enrdf_load_stackoverflow) | ||
JPH0650478B2 (ja) | デ−タ圧縮記憶方式 | |
JPH04306919A (ja) | A−d変換装置 | |
JPH03288228A (ja) | 情報処理装置 | |
SU622078A1 (ru) | Устройство дл сравнени двоичных чисел | |
JPS6318222B2 (enrdf_load_stackoverflow) | ||
SU1252778A2 (ru) | Устройство дл определени старшего значащего разр да | |
JP2599984B2 (ja) | 入力データのピーク値検出回路 | |
SU879583A1 (ru) | Устройство дл сравнени чисел | |
JPS5714933A (en) | Memory controlling system | |
JPS6049435A (ja) | 信号判定回路 | |
JPH0317409B2 (enrdf_load_stackoverflow) | ||
JPS57166644A (en) | Data converting circuit | |
JPS58140829A (ja) | 装置機番設定回路 | |
JPS578855A (en) | Interruption processing system |