JPS6038931A - 位相比較回路 - Google Patents
位相比較回路Info
- Publication number
- JPS6038931A JPS6038931A JP58147731A JP14773183A JPS6038931A JP S6038931 A JPS6038931 A JP S6038931A JP 58147731 A JP58147731 A JP 58147731A JP 14773183 A JP14773183 A JP 14773183A JP S6038931 A JPS6038931 A JP S6038931A
- Authority
- JP
- Japan
- Prior art keywords
- input
- phase difference
- phase
- circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 14
- 238000001514 detection method Methods 0.000 description 13
- 230000010355 oscillation Effects 0.000 description 11
- 230000000630 rising effect Effects 0.000 description 3
- IXKSXJFAGXLQOQ-XISFHERQSA-N WHWLQLKPGQPMY Chemical group C([C@@H](C(=O)N[C@@H](CC=1C2=CC=CC=C2NC=1)C(=O)N[C@@H](CC(C)C)C(=O)N[C@@H](CCC(N)=O)C(=O)N[C@@H](CC(C)C)C(=O)N1CCC[C@H]1C(=O)NCC(=O)N[C@@H](CCC(N)=O)C(=O)N[C@@H](CC(O)=O)C(=O)N1CCC[C@H]1C(=O)N[C@@H](CCSC)C(=O)N[C@@H](CC=1C=CC(O)=CC=1)C(O)=O)NC(=O)[C@@H](N)CC=1C2=CC=CC=C2NC=1)C1=CNC=N1 IXKSXJFAGXLQOQ-XISFHERQSA-N 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 101100350613 Arabidopsis thaliana PLL1 gene Proteins 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58147731A JPS6038931A (ja) | 1983-08-11 | 1983-08-11 | 位相比較回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58147731A JPS6038931A (ja) | 1983-08-11 | 1983-08-11 | 位相比較回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6038931A true JPS6038931A (ja) | 1985-02-28 |
JPH0414809B2 JPH0414809B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-03-16 |
Family
ID=15436873
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58147731A Granted JPS6038931A (ja) | 1983-08-11 | 1983-08-11 | 位相比較回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6038931A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62100025A (ja) * | 1985-10-25 | 1987-05-09 | Sharp Corp | 位相比較回路 |
JPS63309024A (ja) * | 1987-04-17 | 1988-12-16 | サントル・ナシオナル・デチュド・スパシアル | 短期および長期の時間測定のための著しく一定した安定性を有する時間標準装置 |
JPH02159822A (ja) * | 1988-12-14 | 1990-06-20 | Nec Corp | 多値量子化位相比較器 |
JPH02184223A (ja) * | 1989-01-09 | 1990-07-18 | Toshiba Corp | 保護継電装置 |
JPH03183213A (ja) * | 1989-09-08 | 1991-08-09 | Delco Electron Corp | ディジタル制御フェーズロック・ループ回路 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS556993A (en) * | 1978-06-26 | 1980-01-18 | Arekisandorobuichi Edoyuarudo | Phase discriminator |
JPS59117720A (ja) * | 1982-12-24 | 1984-07-07 | Nec Corp | デイジタル位相同期回路 |
-
1983
- 1983-08-11 JP JP58147731A patent/JPS6038931A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS556993A (en) * | 1978-06-26 | 1980-01-18 | Arekisandorobuichi Edoyuarudo | Phase discriminator |
JPS59117720A (ja) * | 1982-12-24 | 1984-07-07 | Nec Corp | デイジタル位相同期回路 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62100025A (ja) * | 1985-10-25 | 1987-05-09 | Sharp Corp | 位相比較回路 |
JPS63309024A (ja) * | 1987-04-17 | 1988-12-16 | サントル・ナシオナル・デチュド・スパシアル | 短期および長期の時間測定のための著しく一定した安定性を有する時間標準装置 |
JPH02159822A (ja) * | 1988-12-14 | 1990-06-20 | Nec Corp | 多値量子化位相比較器 |
JPH02184223A (ja) * | 1989-01-09 | 1990-07-18 | Toshiba Corp | 保護継電装置 |
JPH03183213A (ja) * | 1989-09-08 | 1991-08-09 | Delco Electron Corp | ディジタル制御フェーズロック・ループ回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH0414809B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100505545C (zh) | 占空度校正电路和具有该电路的延迟锁相环 | |
KR940001724B1 (ko) | 위상동기회로 | |
US6292040B1 (en) | Internal clock signal generating circuit having function of generating internal clock signals which are multiplication of an external clock signal | |
KR100215625B1 (ko) | 주파수 체배회로 | |
US6157690A (en) | Digital PLL circuit | |
US6366150B1 (en) | Digital delay line | |
US6005425A (en) | PLL using pulse width detection for frequency and phase error correction | |
US6771096B1 (en) | Circuit, system, and method for using hysteresis to avoid dead zone or non-linear conditions in a phase frequency detector | |
US6066988A (en) | Phase locked loop circuit with high stability having a reset signal generating circuit | |
US6911850B2 (en) | Semiconductor integrated circuit | |
JPS61273016A (ja) | 周波数シンセサイザ−回路 | |
US8446197B2 (en) | Delay locked loop and method for driving the same | |
JPS6038931A (ja) | 位相比較回路 | |
US5506531A (en) | Phase locked loop circuit providing increase locking operation speed using an unlock detector | |
US5939901A (en) | Synthesizable flip-flop based phase-frequency comparator for phase-locked loops | |
US7855584B2 (en) | Low lock time delay locked loops using time cycle suppressor | |
GB2161660A (en) | Digital phase/frequency detector having output latch | |
CN117713807A (zh) | 延迟锁相环电路以及多相位时钟信号占空比调整方法 | |
US7256635B2 (en) | Low lock time delay locked loops using time cycle suppressor | |
US6232813B1 (en) | Phase locked loop integrated circuits having fuse-enabled and fuse-disabled delay devices therein | |
JPS5957530A (ja) | 位相同期回路 | |
US6690209B1 (en) | Phase detecting with parallel discharge paths | |
US6798858B1 (en) | Lock detector for delay or phase locked loops | |
US20040085140A1 (en) | Clock signal generating circuit | |
JPH0846497A (ja) | 周波数位相比較器 |