JPS6035847A - デイジタル信号受信方式 - Google Patents

デイジタル信号受信方式

Info

Publication number
JPS6035847A
JPS6035847A JP14440083A JP14440083A JPS6035847A JP S6035847 A JPS6035847 A JP S6035847A JP 14440083 A JP14440083 A JP 14440083A JP 14440083 A JP14440083 A JP 14440083A JP S6035847 A JPS6035847 A JP S6035847A
Authority
JP
Japan
Prior art keywords
frame
pulse
channel
circuit
channels
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14440083A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6331978B2 (enrdf_load_stackoverflow
Inventor
Yasuyuki Seki
碩　安幸
Yoshihiro Kawada
川田　義広
Koichi Onishi
廣一 大西
Akira Himeno
明 姫野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Iwatsu Electric Co Ltd
Nippon Telegraph and Telephone Corp
Iwasaki Tsushinki KK
Original Assignee
Iwatsu Electric Co Ltd
Nippon Telegraph and Telephone Corp
Iwasaki Tsushinki KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Iwatsu Electric Co Ltd, Nippon Telegraph and Telephone Corp, Iwasaki Tsushinki KK filed Critical Iwatsu Electric Co Ltd
Priority to JP14440083A priority Critical patent/JPS6035847A/ja
Publication of JPS6035847A publication Critical patent/JPS6035847A/ja
Publication of JPS6331978B2 publication Critical patent/JPS6331978B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP14440083A 1983-08-09 1983-08-09 デイジタル信号受信方式 Granted JPS6035847A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14440083A JPS6035847A (ja) 1983-08-09 1983-08-09 デイジタル信号受信方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14440083A JPS6035847A (ja) 1983-08-09 1983-08-09 デイジタル信号受信方式

Publications (2)

Publication Number Publication Date
JPS6035847A true JPS6035847A (ja) 1985-02-23
JPS6331978B2 JPS6331978B2 (enrdf_load_stackoverflow) 1988-06-28

Family

ID=15361278

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14440083A Granted JPS6035847A (ja) 1983-08-09 1983-08-09 デイジタル信号受信方式

Country Status (1)

Country Link
JP (1) JPS6035847A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6331978B2 (enrdf_load_stackoverflow) 1988-06-28

Similar Documents

Publication Publication Date Title
US4506372A (en) Method and apparatus for recognizing in a receiver the start of a telegram signal consisting of a bit impulse sequence
US8139653B2 (en) Multi-channel galvanic isolator utilizing a single transmission channel
US5553103A (en) Circuit including a subtractor, an adder, and first and second clocked registers connected in series
EP0669732B1 (en) A method and apparatus for deriving a phase difference and a digital filter circuit
JP3433426B2 (ja) マンチェスタ符号化データをデコーディングするための方法および装置
RU2491785C2 (ru) Способ передачи и приема тактового сигнала и устройство для передачи тактового сигнала
JP2947074B2 (ja) フレーム同期検出回路
JPS6035847A (ja) デイジタル信号受信方式
US7079577B2 (en) Wide window decoder circuit for dual phase pulse modulation
EP0130998A1 (en) Ternary encoding and decoding of digital data
JP2710525B2 (ja) ジッタ抑制回路
JP2834246B2 (ja) 相関符号伝送システム
RU2232474C2 (ru) Способ и устройство синхронизации и устранения фазовой неоднозначности сигналов систем связи
JP3163399B2 (ja) 並列形フレーム同期回路
JP3157536B2 (ja) マルチフレーム検出回路
JPS642306B2 (enrdf_load_stackoverflow)
JPS60176350A (ja) 符号変換方法
JP2894705B2 (ja) 同期信号多重伝送方式
JP3245622B2 (ja) パターン比較方法
JPS61131655A (ja) サ−ビス符号插入制御方式
JPH0818549A (ja) マルチフレーム同期保護回路
CN112073151A (zh) 一种基于fpga的遥测pcm解码和帧同步方法
JPS5925416A (ja) 警報の待ち受け回路
JPH0129339B2 (enrdf_load_stackoverflow)
JPH0345948B2 (enrdf_load_stackoverflow)