JPS6027976A - 先入先出メモリ装置 - Google Patents

先入先出メモリ装置

Info

Publication number
JPS6027976A
JPS6027976A JP58136982A JP13698283A JPS6027976A JP S6027976 A JPS6027976 A JP S6027976A JP 58136982 A JP58136982 A JP 58136982A JP 13698283 A JP13698283 A JP 13698283A JP S6027976 A JPS6027976 A JP S6027976A
Authority
JP
Japan
Prior art keywords
data
data segment
address information
ram
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58136982A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0427583B2 (enrdf_load_stackoverflow
Inventor
Tomonori Fujimoto
知則 藤本
Teiji Nishizawa
西澤　貞次
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58136982A priority Critical patent/JPS6027976A/ja
Publication of JPS6027976A publication Critical patent/JPS6027976A/ja
Publication of JPH0427583B2 publication Critical patent/JPH0427583B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
JP58136982A 1983-07-26 1983-07-26 先入先出メモリ装置 Granted JPS6027976A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58136982A JPS6027976A (ja) 1983-07-26 1983-07-26 先入先出メモリ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58136982A JPS6027976A (ja) 1983-07-26 1983-07-26 先入先出メモリ装置

Publications (2)

Publication Number Publication Date
JPS6027976A true JPS6027976A (ja) 1985-02-13
JPH0427583B2 JPH0427583B2 (enrdf_load_stackoverflow) 1992-05-12

Family

ID=15188001

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58136982A Granted JPS6027976A (ja) 1983-07-26 1983-07-26 先入先出メモリ装置

Country Status (1)

Country Link
JP (1) JPS6027976A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61220058A (ja) * 1985-03-27 1986-09-30 Hitachi Ltd バツフア制御装置
JPS6242300A (ja) * 1985-08-20 1987-02-24 松下電器産業株式会社 道路通行料収受端末装置
JPS62263561A (ja) * 1986-05-09 1987-11-16 Fujitsu Ltd デ−タ転送方式
JPH0764934A (ja) * 1993-08-25 1995-03-10 Nec Corp 端末中継システム
US8730248B2 (en) 2006-05-24 2014-05-20 Sony Corporation Multi-graphics processor system, graphics processor and data transfer method

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61220058A (ja) * 1985-03-27 1986-09-30 Hitachi Ltd バツフア制御装置
JPS6242300A (ja) * 1985-08-20 1987-02-24 松下電器産業株式会社 道路通行料収受端末装置
JPS62263561A (ja) * 1986-05-09 1987-11-16 Fujitsu Ltd デ−タ転送方式
JPH0764934A (ja) * 1993-08-25 1995-03-10 Nec Corp 端末中継システム
US8730248B2 (en) 2006-05-24 2014-05-20 Sony Corporation Multi-graphics processor system, graphics processor and data transfer method

Also Published As

Publication number Publication date
JPH0427583B2 (enrdf_load_stackoverflow) 1992-05-12

Similar Documents

Publication Publication Date Title
US5682551A (en) System for checking the acceptance of I/O request to an interface using software visible instruction which provides a status signal and performs operations in response thereto
US20040107265A1 (en) Shared memory data transfer apparatus
JPS58225432A (ja) 要求バツフア装置
US6766386B2 (en) Method and interface for improved efficiency in performing bus-to-bus read data transfers
JPH04306748A (ja) 情報処理装置
JP2002132701A (ja) メモリ制御装置
US5146572A (en) Multiple data format interface
JPH03189843A (ja) データ処理システムおよび方法
JP2591502B2 (ja) 情報処理システムおよびそのバス調停方式
JPS6027976A (ja) 先入先出メモリ装置
US6647450B1 (en) Multiprocessor computer systems with command FIFO buffer at each target device
EP0550976A2 (en) Memory accessing device using address pipeline
JP2000003332A (ja) 双方向バスサイズ変換回路
JP2905041B2 (ja) メッセージ送受信装置
JP3134364B2 (ja) 情報処理システム
EP0369964A2 (en) Multiple data format interface
JPH0833869B2 (ja) データ処理装置
JP3442099B2 (ja) データ転送記憶装置
JPH05346884A (ja) データ記憶更新方法およびその装置
JPS6027977A (ja) 並列処理装置
JPS59123913A (ja) Ｄｍａアクセス方式
JPS6379161A (ja) 半導体記憶装置
JPH0652517B2 (ja) データ処理装置
EP0369935A2 (en) Multiple posting cache memory
JPS61196286A (ja) 表示情報処理装置