JPS6027133A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS6027133A
JPS6027133A JP58135561A JP13556183A JPS6027133A JP S6027133 A JPS6027133 A JP S6027133A JP 58135561 A JP58135561 A JP 58135561A JP 13556183 A JP13556183 A JP 13556183A JP S6027133 A JPS6027133 A JP S6027133A
Authority
JP
Japan
Prior art keywords
gold
semiconductor substrate
junction
heavy metal
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58135561A
Other languages
Japanese (ja)
Inventor
Katsuharu Kitajima
北嶋 勝春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58135561A priority Critical patent/JPS6027133A/en
Publication of JPS6027133A publication Critical patent/JPS6027133A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Thyristors (AREA)
  • Bipolar Transistors (AREA)

Abstract

PURPOSE:To control the life time of a base layer and to save the processes of gold coating and aqua regia treatment by diffusing heavy metal by heat treatment with arranging another semiconductor substrate which is coated with heavy metal next to the semiconductor substrate having a P-N junction. CONSTITUTION:The semiconductor substrates 7' which are already formed by diffusion method and removed the oxide films and the semiconductor substrates 10 which are prepared after vapor deposition with gold and whose diameters are same as that of the substrate 7' are arranged alternately and these are inserted into a furnace core tube 9 made of crystal, where a heat treatment and diffusion of gold are performed. Consequently, the life time of the base of P-N junction can be controlled into 5-20musec without performing vapor deposition of gold for the semiconductor substrate having a P-N junction.

Description

【発明の詳細な説明】 本発明は、半導体装置の製造方法にかかシ、々くにPN
接合のライフタイムを容易に制御できる。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method of manufacturing a semiconductor device, and particularly relates to a method for manufacturing a semiconductor device.
Bond lifetime can be easily controlled.

製法に関する。Regarding the manufacturing method.

従来よシ高速スイッチング用の半導体装置を製iするに
轟たシ、ベース層のライフタイムを制御することが必要
である。この2イアタイムの制御を実現するため、PN
接合を形成した後に、例えば、半導体基板の表面に金を
蒸着して熱処理して金を拡散し、ライフタイムを制御し
ていた。しかしながら、このような半導体装置の製法で
は、PN接合形成後に酸化膜除去、全被着、金拡散、王
水処理というめんどうな工程を実施する必要があった。
Conventionally, in order to manufacture semiconductor devices for high-speed switching, it is necessary to control the lifetime of the base layer. In order to realize this two-ear time control, the PN
After forming a bond, for example, gold is deposited on the surface of a semiconductor substrate and heat treated to diffuse the gold, thereby controlling the lifetime. However, in such a method for manufacturing a semiconductor device, it is necessary to perform the troublesome steps of oxide film removal, full deposition, gold diffusion, and aqua regia treatment after forming the PN junction.

本発明の目的は、かかる手間を省いた有効な半導体装置
の製造方法を提供することにある。
An object of the present invention is to provide an effective method for manufacturing a semiconductor device that eliminates such labor and effort.

本発明の特徴は、少なくとも一つのPN接合を有し、か
つ重金属拡散を伴なう半導体装置を製造する際、PN接
合を有する半導体基板のとなシに、重金属を被着させた
別の半導体基板を並べて熱処理することによシ、前記P
N接合を有する半導体基板に重金属拡散したことにある
A feature of the present invention is that when manufacturing a semiconductor device having at least one PN junction and accompanied by heavy metal diffusion, a semiconductor device having a heavy metal deposited on the side of a semiconductor substrate having a PN junction is manufactured. By arranging the substrates and heat-treating them, the P
This is due to the diffusion of heavy metals into a semiconductor substrate having an N junction.

これにより、PN接合を形成する拡散層、特にベース層
の2イフタイムを5〜20 psecに制御することが
でき、かつ全被着、王水処理の工程を省くことができる
Thereby, the 2-if time of the diffusion layer forming the PN junction, especially the base layer, can be controlled to 5 to 20 psec, and the entire deposition and aqua regia treatment steps can be omitted.

以下、図面によシ本発明を説明する。The present invention will be explained below with reference to the drawings.

第1図(a)7いし第1図(f)は従来の半導体装置の
製造方法を工程順に示すもので、第1図(a)において
、N型半導体基板1を準備する。第1図(b)において
、不純物の拡散によシ、N型半導体基板1にr層2と絶
層2′とを形成した後、表面に酸化膜3を形成する。次
に第1図(C)において、酸化膜3を除去後、半導体基
板1の例えばP土層主表面に金4を蒸着する。次に第1
図(d)において、熱処理を施こして金拡散を行いベー
ス層に金5を拡散すると共に、王水処理を行い表面に付
着した残シの金4を除去する。次に第1図(e)で、再
び半導体基板1の全面を酸化膜6で被覆し、第1図(f
)でPR技術によシミ極を設ける部分の酸化膜6を除去
する。
FIGS. 1(a) to 1(f) show a conventional method for manufacturing a semiconductor device in order of steps. In FIG. 1(a), an N-type semiconductor substrate 1 is prepared. In FIG. 1(b), after an r layer 2 and an insulating layer 2' are formed on an N-type semiconductor substrate 1 by diffusion of impurities, an oxide film 3 is formed on the surface. Next, in FIG. 1C, after removing the oxide film 3, gold 4 is deposited on the main surface of the P soil layer of the semiconductor substrate 1, for example. Next, the first
In Figure (d), heat treatment is performed to diffuse gold into the base layer, and at the same time, aqua regia treatment is performed to remove residual gold 4 adhering to the surface. Next, as shown in FIG. 1(e), the entire surface of the semiconductor substrate 1 is again covered with an oxide film 6, and as shown in FIG.
), the oxide film 6 in the portion where the stain electrode is to be provided is removed by PR technology.

第2図は従来の半導体装置の製造工程中の重金属拡散の
実施状態の略図を示すもので、既に拡散法によ多形成さ
れたPN接合を有し、かつt面に金蒸着された半導体基
板7を石英製ボート8に並べて石英製炉芯管9の中に挿
入して熱処理して金拡散をしている。
Figure 2 shows a schematic diagram of the implementation state of heavy metal diffusion during the manufacturing process of a conventional semiconductor device, and shows a semiconductor substrate that already has multiple PN junctions formed by the diffusion method and has gold vapor deposited on the t-plane. 7 are arranged in a quartz boat 8, inserted into a quartz furnace core tube 9, and heat-treated to diffuse gold.

第3図は本発明一実施例による重金属拡散の実施状態の
略図を示すもので、第3図においては、既に拡散法によ
シ形成され、かつ酸化膜除去された半導体基板7′とあ
らかじめ金蒸着して用意された半導体基板7′と同径の
半導体基板10を交互に並べて、石英製炉芯管9の中に
挿入して熱処理して金拡散をしている。
FIG. 3 shows a schematic diagram of a state in which heavy metal diffusion is carried out according to an embodiment of the present invention. In FIG. Semiconductor substrates 7' prepared by vapor deposition and semiconductor substrates 10 having the same diameter are arranged alternately, inserted into a quartz furnace core tube 9, and heat-treated to diffuse gold.

本発明での重金属拡散により、PN接合を有する半導体
基板への金蒸着を実施するととなく、PN接合ベース層
のライフタイムを5〜20μsecに制御することがで
き、かつ金拡散後の王水処理も省くことができ、極めて
製造工程が簡略にできる。
Due to heavy metal diffusion in the present invention, the lifetime of the PN junction base layer can be controlled to 5 to 20 μsec without performing gold vapor deposition on a semiconductor substrate having a PN junction, and aqua regia treatment after gold diffusion is performed. This can greatly simplify the manufacturing process.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)ないし第1図(f)は従来の半導体装置の
製造方法を工程率に示したものである。第2図は従来の
半導体装置の製造工程中の重金属拡散の実施状態を示し
た図である。第3図は本発明一実施例による重金属拡散
の実施状態を示した図である。 1・・・・・・半導体基板、2・・・・・・を層、2′
・・・・・・炉層、3・・・・・・酸化膜、4・・・・
・・金蒸着層、5・・・・・・金、6・・・・・・酸化
膜、7・・・・・・金蒸着層付き半導体基板、7′・・
・・・・半導体基板、8・・・・・・石英製ボート、9
・・・・・・石英製炉芯管、10・・・・・・金蒸着層
付き半導体基板。 第1図 第2図
FIGS. 1(a) to 1(f) show the process rate of a conventional semiconductor device manufacturing method. FIG. 2 is a diagram showing the implementation state of heavy metal diffusion during the manufacturing process of a conventional semiconductor device. FIG. 3 is a diagram showing an implementation state of heavy metal diffusion according to an embodiment of the present invention. 1... Semiconductor substrate, 2... Layer, 2'
... Furnace layer, 3 ... Oxide film, 4 ...
...Gold vapor deposited layer, 5...Gold, 6...Oxide film, 7...Semiconductor substrate with gold vapor deposited layer, 7'...
... Semiconductor substrate, 8 ... Quartz boat, 9
...Quartz furnace core tube, 10...Semiconductor substrate with gold vapor deposition layer. Figure 1 Figure 2

Claims (1)

【特許請求の範囲】[Claims] 少なくとも一つのPN接合を有する半導体基板に重金属
拡散を行なう半導体装置の製造方法において、前記PN
接合を有した半導体基板のとなわに、重金属を被着した
別の半導体基板を並べて熱処理して重金属を前記半導体
基板に拡散することを特徴とする半導体装置の製造方法
In a method of manufacturing a semiconductor device in which heavy metal is diffused into a semiconductor substrate having at least one PN junction, the PN junction
1. A method of manufacturing a semiconductor device, which comprises arranging another semiconductor substrate coated with a heavy metal next to a semiconductor substrate having a bond and subjecting the semiconductor substrate to heat treatment to diffuse the heavy metal into the semiconductor substrate.
JP58135561A 1983-07-25 1983-07-25 Manufacture of semiconductor device Pending JPS6027133A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58135561A JPS6027133A (en) 1983-07-25 1983-07-25 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58135561A JPS6027133A (en) 1983-07-25 1983-07-25 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS6027133A true JPS6027133A (en) 1985-02-12

Family

ID=15154685

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58135561A Pending JPS6027133A (en) 1983-07-25 1983-07-25 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS6027133A (en)

Similar Documents

Publication Publication Date Title
JPH05275429A (en) Method of forming intrinsic gettering sites in bonded substrate, and method of capturing movable ions in silicon semiconductor substrate
JPS6027133A (en) Manufacture of semiconductor device
JPS58138035A (en) Semiconductor device and manufacture thereof
JP2837423B2 (en) Semiconductor substrate pretreatment method
JPS6362326A (en) Manufacture of semiconductor device
JPH11186182A (en) P-type diffusion source and manufacture of semiconductor device using it
JPS6092611A (en) Diffusing method of impurity of semiconductor element
JPS61258434A (en) Manufacture of semiconductor device
JPS6222437A (en) Forming method of contact hole
JPH07130675A (en) Boron diffusion into semiconductor wafer
JPS62104078A (en) Manufacture of semiconductor integrated circuit device
JPH027516A (en) Method of diffusing impurity in semiconductor
JPS61274330A (en) Manufacture of semiconductor device
JPH07130676A (en) Boron diffusion into semiconductor wafer
JPH0945700A (en) Manufacture of semiconductor device
JPS63119229A (en) Diffusing method of boron
JPH01255217A (en) Manufacture of semiconductor device
JPS6227724B2 (en)
JPS6224631A (en) Manufacture of semiconductor device
JPS63268256A (en) Diffusion method for aluminum
JPS5823437A (en) Impurity introduction method in semiconductor device
JPS62266831A (en) Formation of pattern for mask alignment
JPH02208929A (en) Manufacture of semiconductor device
JP2001267263A (en) Method for diffusing impurities in semiconductor silicon substrate
JPH04352422A (en) Manufacture of semiconductor device