JPS60247783A - ベクトル処理装置 - Google Patents
ベクトル処理装置Info
- Publication number
- JPS60247783A JPS60247783A JP10523684A JP10523684A JPS60247783A JP S60247783 A JPS60247783 A JP S60247783A JP 10523684 A JP10523684 A JP 10523684A JP 10523684 A JP10523684 A JP 10523684A JP S60247783 A JPS60247783 A JP S60247783A
- Authority
- JP
- Japan
- Prior art keywords
- pipeline
- vector
- register
- access
- read operation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10523684A JPS60247783A (ja) | 1984-05-24 | 1984-05-24 | ベクトル処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10523684A JPS60247783A (ja) | 1984-05-24 | 1984-05-24 | ベクトル処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60247783A true JPS60247783A (ja) | 1985-12-07 |
JPH0252301B2 JPH0252301B2 (enrdf_load_stackoverflow) | 1990-11-13 |
Family
ID=14402014
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10523684A Granted JPS60247783A (ja) | 1984-05-24 | 1984-05-24 | ベクトル処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60247783A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0622034B2 (ja) * | 1987-08-31 | 1994-03-23 | ディジタル イクイプメント コーポレーション | マルチポートベクトルレジスタファイル |
JP2009205206A (ja) * | 2008-02-26 | 2009-09-10 | Nec Computertechno Ltd | ベクトル演算装置 |
-
1984
- 1984-05-24 JP JP10523684A patent/JPS60247783A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0622034B2 (ja) * | 1987-08-31 | 1994-03-23 | ディジタル イクイプメント コーポレーション | マルチポートベクトルレジスタファイル |
JP2009205206A (ja) * | 2008-02-26 | 2009-09-10 | Nec Computertechno Ltd | ベクトル演算装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0252301B2 (enrdf_load_stackoverflow) | 1990-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5043868A (en) | System for by-pass control in pipeline operation of computer | |
US6233670B1 (en) | Superscalar processor with direct result bypass between execution units having comparators in execution units for comparing operand and result addresses and activating result bypassing | |
US5440717A (en) | Computer pipeline including dual-ported, content-addressable writebuffer | |
JP3556246B2 (ja) | パイプラインプロセッサにおける割込み処理のための装置 | |
US5287483A (en) | Prefetched operand storing system for an information processor | |
JPS60247783A (ja) | ベクトル処理装置 | |
JP2798121B2 (ja) | データ処理装置 | |
US6681273B1 (en) | High performance, variable data width FIFO buffer | |
US5787481A (en) | System for managing write and/or read access priorities between central processor and memory operationally connected | |
US7240144B2 (en) | Arbitration of data transfer requests | |
CA2157435C (en) | Vector data bypass mechanism for vector computer | |
US5396640A (en) | Boosting method and apparatus in a parallel computer | |
JPS5837633B2 (ja) | バッフア・メモリ記憶制御方式 | |
KR900002436B1 (ko) | 컴퓨터의 파이프라인 처리시의 바이패스 제어를 위한 시스템 | |
JPS61224051A (ja) | バッファメモリ制御方法 | |
JPS592058B2 (ja) | 記憶装置 | |
JPS6226730B2 (enrdf_load_stackoverflow) | ||
US4775929A (en) | Time partitioned bus arrangement | |
JPH0222748A (ja) | 不揮発生メモリ制御回路 | |
JP2511063B2 (ja) | パイプライン制御方式 | |
JPH0253820B2 (enrdf_load_stackoverflow) | ||
JPS60176144A (ja) | レジスタフアイル装置 | |
JPH06139071A (ja) | 並列計算機 | |
JPS61194566A (ja) | ベクトルデ−タ参照制御方式 | |
JPH03263226A (ja) | データ処理装置の制御方式 |