JPS60246156A - デ−タ解読装置 - Google Patents

デ−タ解読装置

Info

Publication number
JPS60246156A
JPS60246156A JP59102139A JP10213984A JPS60246156A JP S60246156 A JPS60246156 A JP S60246156A JP 59102139 A JP59102139 A JP 59102139A JP 10213984 A JP10213984 A JP 10213984A JP S60246156 A JPS60246156 A JP S60246156A
Authority
JP
Japan
Prior art keywords
signal
binary data
output
serial
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59102139A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0339424B2 (cg-RX-API-DMAC7.html
Inventor
Shinji Matsumoto
信二 松本
Masaru Hashirano
柱野　勝
Shigeto Suzuki
茂人 鈴木
Koji Oka
浩二 岡
Toshihiko Sakai
堺　俊彦
Fumihisa Nakamura
中村　文久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59102139A priority Critical patent/JPS60246156A/ja
Publication of JPS60246156A publication Critical patent/JPS60246156A/ja
Publication of JPH0339424B2 publication Critical patent/JPH0339424B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/16—Conversion to or from representation by pulses the pulses having three levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)
JP59102139A 1984-05-21 1984-05-21 デ−タ解読装置 Granted JPS60246156A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59102139A JPS60246156A (ja) 1984-05-21 1984-05-21 デ−タ解読装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59102139A JPS60246156A (ja) 1984-05-21 1984-05-21 デ−タ解読装置

Publications (2)

Publication Number Publication Date
JPS60246156A true JPS60246156A (ja) 1985-12-05
JPH0339424B2 JPH0339424B2 (cg-RX-API-DMAC7.html) 1991-06-13

Family

ID=14319431

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59102139A Granted JPS60246156A (ja) 1984-05-21 1984-05-21 デ−タ解読装置

Country Status (1)

Country Link
JP (1) JPS60246156A (cg-RX-API-DMAC7.html)

Also Published As

Publication number Publication date
JPH0339424B2 (cg-RX-API-DMAC7.html) 1991-06-13

Similar Documents

Publication Publication Date Title
US5781129A (en) Adaptive encoder circuit for multiple data channels and method of encoding
JP2886214B2 (ja) 符号化方法及び符号化装置
EP0178813A2 (en) Method and apparatus for encoding binary data
US4675650A (en) Run-length limited code without DC level
JPS60260256A (ja) データの同期式伝送方法及び該方法を使用する符号器
US3588364A (en) Adaptive encoder and decoder
US5396236A (en) Converting method of vertical data/horizontal data and a circuit therefor
US6898722B2 (en) Parallel data transfer method and system of DDR divided data with associated transfer clock signal over three signal lines
US5278902A (en) Method and apparatus for transition direction coding
JPS59139747A (ja) デジタル伝送回線上の設備を遠隔監視する方法及び装置
JPS60246156A (ja) デ−タ解読装置
EP0548649B1 (en) Parallel DS3 AIS/Idle code generator
US5295163A (en) Synchronization method for a run length-limited (1,7)-code, and circuit arrangement for said method
CN1004185B (zh) 传输数字信号和附加信号的方法和装置
US6049571A (en) Encoding circuit with a function of zero continuous-suppression in a data transmission system
JP2563239B2 (ja) 同期パタ−ン選定方法
EP0294614B1 (en) m bit to n bit code converting circuit
JP2506407B2 (ja) クロック同期式デ―タ伝送方式
JPS6141186B2 (cg-RX-API-DMAC7.html)
SU1081637A1 (ru) Устройство дл ввода информации
SU935944A1 (ru) Преобразователь линейного позиционного кода в двоичный код
JPS6221427B2 (cg-RX-API-DMAC7.html)
JPH10164044A (ja) 信号検出回路
JPH01321732A (ja) Ｈｄｂ−３符号則誤り検出回路
JPH0271641A (ja) ブロック同期検出回路