JPS6024021A - 寸法チエツクパタ−ン - Google Patents
寸法チエツクパタ−ンInfo
- Publication number
- JPS6024021A JPS6024021A JP13230583A JP13230583A JPS6024021A JP S6024021 A JPS6024021 A JP S6024021A JP 13230583 A JP13230583 A JP 13230583A JP 13230583 A JP13230583 A JP 13230583A JP S6024021 A JPS6024021 A JP S6024021A
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- patterns
- rectangular
- rows
- order
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 abstract description 6
- 238000005530 etching Methods 0.000 description 14
- 239000004065 semiconductor Substances 0.000 description 9
- 238000010586 diagram Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 235000014121 butter Nutrition 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Length Measuring Devices By Optical Means (AREA)
- Weting (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13230583A JPS6024021A (ja) | 1983-07-20 | 1983-07-20 | 寸法チエツクパタ−ン |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13230583A JPS6024021A (ja) | 1983-07-20 | 1983-07-20 | 寸法チエツクパタ−ン |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6024021A true JPS6024021A (ja) | 1985-02-06 |
JPH0142625B2 JPH0142625B2 (enrdf_load_stackoverflow) | 1989-09-13 |
Family
ID=15078189
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13230583A Granted JPS6024021A (ja) | 1983-07-20 | 1983-07-20 | 寸法チエツクパタ−ン |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6024021A (enrdf_load_stackoverflow) |
-
1983
- 1983-07-20 JP JP13230583A patent/JPS6024021A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0142625B2 (enrdf_load_stackoverflow) | 1989-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111312691B (zh) | 一种套刻对准标记结构、套刻对准测量方法及半导体器件 | |
US4433911A (en) | Method of evaluating measure precision of patterns and photomask therefor | |
JPS6127631A (ja) | 半導体装置 | |
CN115097691B (zh) | 一种掩模板及形成方法 | |
JPH0411801B2 (enrdf_load_stackoverflow) | ||
CN112034677A (zh) | 一种套刻标记、套刻标记方法及套刻测量方法 | |
JP4387583B2 (ja) | 校正用プレート、校正用プレート生成方法、及び半導体装置の製造方法 | |
JPS5846054B2 (ja) | フオトマスク | |
JPS6024021A (ja) | 寸法チエツクパタ−ン | |
JP2633228B2 (ja) | 半導体装置のエッチング精度検査方法 | |
JP2587614B2 (ja) | 半導体装置 | |
CN113515018A (zh) | 一种60μm划片槽的对位标记设计方法 | |
KR0172287B1 (ko) | 중첩 정확도와 노광장비의 포커스를 동시에 측정하기 위한 측정마크를 이용한 중첩 정확도 및 노광장비의 포커스 측정 방법 | |
JPS59134826A (ja) | バ−ニヤパタ−ン | |
US6403978B1 (en) | Test pattern for measuring variations of critical dimensions of wiring patterns formed in the fabrication of semiconductor devices | |
JP2839469B2 (ja) | マスク合わせずれ測定用パターン及びその測定方法 | |
JPS6148708B2 (enrdf_load_stackoverflow) | ||
KR100262667B1 (ko) | 반도체장치제조방법 | |
KR100187661B1 (ko) | 반도체 소자의 임계치수 측정용 바아 형성방법 | |
JP3698843B2 (ja) | フォトマスク | |
JP3128947B2 (ja) | 寸法測定セルのエッチングマスクパターン | |
KR100618689B1 (ko) | 반도체 소자의 오버레이 버어니어 형성방법 | |
JPH11211432A (ja) | 半導体装置及びガラスマスク | |
JPH0545948B2 (enrdf_load_stackoverflow) | ||
JP2853471B2 (ja) | 半導体集積回路装置の製造方法 |