JPS60220423A - Ｆｌｍｌ命令処理方式 - Google Patents

Ｆｌｍｌ命令処理方式

Info

Publication number
JPS60220423A
JPS60220423A JP7728884A JP7728884A JPS60220423A JP S60220423 A JPS60220423 A JP S60220423A JP 7728884 A JP7728884 A JP 7728884A JP 7728884 A JP7728884 A JP 7728884A JP S60220423 A JPS60220423 A JP S60220423A
Authority
JP
Japan
Prior art keywords
register
bit
flml
original data
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7728884A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0377533B2 (enrdf_load_stackoverflow
Inventor
Hiroshi Kosugi
小杉　寛
Takafumi Isogawa
五十川　隆文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP7728884A priority Critical patent/JPS60220423A/ja
Publication of JPS60220423A publication Critical patent/JPS60220423A/ja
Publication of JPH0377533B2 publication Critical patent/JPH0377533B2/ja
Granted legal-status Critical Current

Links

JP7728884A 1984-04-17 1984-04-17 Ｆｌｍｌ命令処理方式 Granted JPS60220423A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7728884A JPS60220423A (ja) 1984-04-17 1984-04-17 Ｆｌｍｌ命令処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7728884A JPS60220423A (ja) 1984-04-17 1984-04-17 Ｆｌｍｌ命令処理方式

Publications (2)

Publication Number Publication Date
JPS60220423A true JPS60220423A (ja) 1985-11-05
JPH0377533B2 JPH0377533B2 (enrdf_load_stackoverflow) 1991-12-10

Family

ID=13629684

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7728884A Granted JPS60220423A (ja) 1984-04-17 1984-04-17 Ｆｌｍｌ命令処理方式

Country Status (1)

Country Link
JP (1) JPS60220423A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9716928B2 (en) 2012-08-29 2017-07-25 Fujitsu Limited Communications apparatus, system, and communications method
US10936939B2 (en) 2018-02-27 2021-03-02 Fujitsu Limited Operation processing apparatus, information processing apparatus and information processing method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9716928B2 (en) 2012-08-29 2017-07-25 Fujitsu Limited Communications apparatus, system, and communications method
US10936939B2 (en) 2018-02-27 2021-03-02 Fujitsu Limited Operation processing apparatus, information processing apparatus and information processing method

Also Published As

Publication number Publication date
JPH0377533B2 (enrdf_load_stackoverflow) 1991-12-10

Similar Documents

Publication Publication Date Title
JP3878851B2 (ja) 連結リストｄｍａ記述子アーキテクチャ
TWI417722B (zh) 階層式不可改變的內容可定址的記憶體處理器
Houdek et al. IBM System/38 support for capability-based addressing
JP2008512797A (ja) 決定性有限オートマトン（ｄｆａ）処理
US6449706B1 (en) Method and apparatus for accessing unaligned data
JPH05509189A (ja) コンピュータシステムを動作する方法及びコンピュータシステムにおけるメモリ管理装置
JPS63163930A (ja) アライメント補正方式
US4648033A (en) Look-aside buffer LRU marker controller
US20040044885A1 (en) Performing repeat string operations
JPS60220423A (ja) Ｆｌｍｌ命令処理方式
US5951676A (en) Apparatus and method for direct loading of offset register during pointer load operation
US4212058A (en) Computer store mechanism
US6243800B1 (en) Computer
JPH05134930A (ja) メモリ保護装置
US6401144B1 (en) Method and apparatus for managing data transfers between peripheral devices by encoding a start code in a line of data to initiate the data transfers
JPS6285372A (ja) マルチプロセツサシステムにおけるコンペアアンドスワツプ方式
JPS58208982A (ja) ストアバツフア
US12130700B2 (en) RAM test with parity error detection and handling
JP2557102B2 (ja) 大容量ｒａｍ及びその周辺回路のチェック方法
JPS60134937A (ja) アドレス拡張装置
JPS6410858B2 (enrdf_load_stackoverflow)
JPS6010336B2 (ja) アドレス比較方式
JPS63187349A (ja) 記憶装置
JPS63251838A (ja) 命令取出装置
JPS5840273B2 (ja) デ−タシヨリソウチ