JPS6021618A - オンチツプクロツク発生器を有するマクロセルアレイ - Google Patents
オンチツプクロツク発生器を有するマクロセルアレイInfo
- Publication number
- JPS6021618A JPS6021618A JP59129898A JP12989884A JPS6021618A JP S6021618 A JPS6021618 A JP S6021618A JP 59129898 A JP59129898 A JP 59129898A JP 12989884 A JP12989884 A JP 12989884A JP S6021618 A JPS6021618 A JP S6021618A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- output
- input
- coupled
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001465 metallisation Methods 0.000 claims description 13
- 239000004065 semiconductor Substances 0.000 claims description 7
- 230000001934 delay Effects 0.000 claims description 5
- 230000003111 delayed effect Effects 0.000 claims description 5
- 230000004044 response Effects 0.000 claims description 3
- 230000007704 transition Effects 0.000 description 5
- 238000003491 array Methods 0.000 description 4
- 230000035945 sensitivity Effects 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
- H03K5/1534—Transition or edge detectors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/923—Active solid-state devices, e.g. transistors, solid-state diodes with means to optimize electrical conductor current carrying capacity, e.g. particular conductor aspect ratio
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US510042 | 1983-07-01 | ||
US06/510,042 US4593205A (en) | 1983-07-01 | 1983-07-01 | Macrocell array having an on-chip clock generator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6021618A true JPS6021618A (ja) | 1985-02-04 |
JPH0349214B2 JPH0349214B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-07-26 |
Family
ID=24029126
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59129898A Granted JPS6021618A (ja) | 1983-07-01 | 1984-06-23 | オンチツプクロツク発生器を有するマクロセルアレイ |
Country Status (2)
Country | Link |
---|---|
US (1) | US4593205A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
JP (1) | JPS6021618A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1003549B (zh) * | 1985-01-25 | 1989-03-08 | 株式会社日立制作所 | 半导体集成电路器件 |
DE3673942D1 (de) * | 1985-09-27 | 1990-10-11 | Siemens Ag | Schaltungsanordnung zur kompensation des temperaturganges von gatterlaufzeiten. |
US4808861A (en) * | 1986-08-29 | 1989-02-28 | Texas Instruments Incorporated | Integrated circuit to reduce switching noise |
US4933576A (en) * | 1988-05-13 | 1990-06-12 | Fujitsu Limited | Gate array device having macro cells for forming master and slave cells of master-slave flip-flop circuit |
JPH03162130A (ja) * | 1989-11-21 | 1991-07-12 | Fujitsu Ltd | 半導体集積回路 |
US5251228A (en) * | 1989-12-05 | 1993-10-05 | Vlsi Technology, Inc. | Reliability qualification vehicle for application specific integrated circuits |
US5376849A (en) * | 1992-12-04 | 1994-12-27 | International Business Machines Corporation | High resolution programmable pulse generator employing controllable delay |
US6675361B1 (en) * | 1993-12-27 | 2004-01-06 | Hyundai Electronics America | Method of constructing an integrated circuit comprising an embedded macro |
US5671397A (en) * | 1993-12-27 | 1997-09-23 | At&T Global Information Solutions Company | Sea-of-cells array of transistors |
USRE37577E1 (en) | 1996-01-11 | 2002-03-12 | Cypress Semiconductor Corporation | High speed configuration independent programmable macrocell |
US20070030019A1 (en) * | 2005-08-04 | 2007-02-08 | Micron Technology, Inc. | Power sink for IC temperature control |
US9666212B2 (en) | 2012-12-05 | 2017-05-30 | Seagate Technology Llc | Writer with protruded section at trailing edge |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5650630A (en) * | 1979-10-01 | 1981-05-07 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
JPS5761214A (en) * | 1980-09-30 | 1982-04-13 | Dainichi Nippon Cables Ltd | Method of producing insulated wire |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3522446A (en) * | 1967-08-31 | 1970-08-04 | Tokyo Shibaura Electric Co | Current switching logic circuit |
NL145374B (nl) * | 1969-07-11 | 1975-03-17 | Siemens Ag | Schakeling voor het vormen van het uitgangsoverdrachtcijfer bij een volledige binaire opteller. |
US3906212A (en) * | 1971-08-18 | 1975-09-16 | Siemens Ag | Series-coupled emitter coupled logic (ECL) circuit having a plurality of independently controllable current paths in a lower plane |
US3808475A (en) * | 1972-07-10 | 1974-04-30 | Amdahl Corp | Lsi chip construction and method |
US4069429A (en) * | 1976-09-13 | 1978-01-17 | Harris Corporation | IGFET clock generator |
JPS53114651A (en) * | 1977-03-17 | 1978-10-06 | Fujitsu Ltd | Electronic circuit |
US4140927A (en) * | 1977-04-04 | 1979-02-20 | Teletype Corporation | Non-overlapping clock generator |
US4278897A (en) * | 1978-12-28 | 1981-07-14 | Fujitsu Limited | Large scale semiconductor integrated circuit device |
JPS5720448A (en) * | 1980-07-11 | 1982-02-02 | Nippon Telegr & Teleph Corp <Ntt> | Semiconductor integrated circuit device |
JPS57133662A (en) * | 1981-02-13 | 1982-08-18 | Nec Corp | Master sliced large scale integration substrate |
JPS5835963A (ja) * | 1981-08-28 | 1983-03-02 | Fujitsu Ltd | 集積回路装置 |
DE3215518C1 (de) * | 1982-04-26 | 1983-08-11 | Siemens AG, 1000 Berlin und 8000 München | Verknuepfungsglied mit einem Emitterfolger als Eingangsschaltung |
-
1983
- 1983-07-01 US US06/510,042 patent/US4593205A/en not_active Expired - Lifetime
-
1984
- 1984-06-23 JP JP59129898A patent/JPS6021618A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5650630A (en) * | 1979-10-01 | 1981-05-07 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
JPS5761214A (en) * | 1980-09-30 | 1982-04-13 | Dainichi Nippon Cables Ltd | Method of producing insulated wire |
Also Published As
Publication number | Publication date |
---|---|
JPH0349214B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-07-26 |
US4593205A (en) | 1986-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5923188A (en) | Clock signal distribution circuit of tree structure with minimized skew | |
US5612633A (en) | Circuit for simultaneously inputting and outputting signals on a single wire | |
US4347446A (en) | Emitter coupled logic circuit with active pull-down | |
Chow et al. | The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout | |
JPH0785501B2 (ja) | マスタ・スライス集積回路 | |
JPS5823948B2 (ja) | 半導体チツプ | |
JPS6139617A (ja) | 組合わせ回路 | |
US4628217A (en) | Fast scan/set testable latch using two levels of series gating with one current source | |
JPS6021618A (ja) | オンチツプクロツク発生器を有するマクロセルアレイ | |
Greub et al. | High-performance standard cell library and modeling technique for differential advanced bipolar current tree logic | |
JPS6235716A (ja) | 半導体集積回路装置 | |
Boon et al. | High performance clock distribution for cmos asics | |
US20040119496A1 (en) | Implementation of multiple flip flops as a standard cell using novel clock generation scheme | |
JP3651944B2 (ja) | Cmosセル | |
US4689502A (en) | Gate array LSI device using PNP input transistors to increase the switching speed of TTL buffers | |
Freeman | XC3000 family of user-programmable gate arrays | |
JPS6028243A (ja) | マクロセルアレイ | |
GB2035688A (en) | A multi-function large scale integrated circuit | |
JPS63232352A (ja) | マスタスライス方式半導体集積回路装置 | |
Yinger et al. | HBT gate array for 5 GHz ASICs | |
JPS61120526A (ja) | 論理lsi | |
Vernon et al. | A ULA is More than Silicon | |
JPH023175A (ja) | 半導体メモリ装置 | |
Agbo et al. | Integrated Circuit Design | |
JP3115743B2 (ja) | Lsi自動レイアウト方法 |