JPS60211558A - デ−タ転送方式 - Google Patents
デ−タ転送方式Info
- Publication number
- JPS60211558A JPS60211558A JP59067528A JP6752884A JPS60211558A JP S60211558 A JPS60211558 A JP S60211558A JP 59067528 A JP59067528 A JP 59067528A JP 6752884 A JP6752884 A JP 6752884A JP S60211558 A JPS60211558 A JP S60211558A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- signal
- reception
- data
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59067528A JPS60211558A (ja) | 1984-04-06 | 1984-04-06 | デ−タ転送方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59067528A JPS60211558A (ja) | 1984-04-06 | 1984-04-06 | デ−タ転送方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60211558A true JPS60211558A (ja) | 1985-10-23 |
JPH0250665B2 JPH0250665B2 (enrdf_load_stackoverflow) | 1990-11-05 |
Family
ID=13347565
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59067528A Granted JPS60211558A (ja) | 1984-04-06 | 1984-04-06 | デ−タ転送方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60211558A (enrdf_load_stackoverflow) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0784946A (ja) * | 1993-09-20 | 1995-03-31 | Hitachi Ltd | データ転送方式 |
US5630112A (en) * | 1991-06-19 | 1997-05-13 | Kabushiki Kaisha Toshiba | System using timing information contained in data read from reproduction unit controlled by first oscillator to vary frequency of independent system clock signal |
WO2004046943A1 (ja) * | 2002-11-19 | 2004-06-03 | Fujitsu Limited | 信号処理回路 |
WO2015132866A1 (ja) * | 2014-03-04 | 2015-09-11 | 三菱電機株式会社 | 同期機能付き装置及び通信システム及び同期方法 |
-
1984
- 1984-04-06 JP JP59067528A patent/JPS60211558A/ja active Granted
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5630112A (en) * | 1991-06-19 | 1997-05-13 | Kabushiki Kaisha Toshiba | System using timing information contained in data read from reproduction unit controlled by first oscillator to vary frequency of independent system clock signal |
JPH0784946A (ja) * | 1993-09-20 | 1995-03-31 | Hitachi Ltd | データ転送方式 |
WO2004046943A1 (ja) * | 2002-11-19 | 2004-06-03 | Fujitsu Limited | 信号処理回路 |
WO2015132866A1 (ja) * | 2014-03-04 | 2015-09-11 | 三菱電機株式会社 | 同期機能付き装置及び通信システム及び同期方法 |
Also Published As
Publication number | Publication date |
---|---|
JPH0250665B2 (enrdf_load_stackoverflow) | 1990-11-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5115455A (en) | Method and apparatus for stabilized data transmission | |
EP0688447B1 (en) | De-skewer for serial data bus | |
EP3748512B1 (en) | Method for a slave device for calibrating its output timing, method for a master device for enabling a slave device to calibrate its output timing, master device and slave device | |
EP0678990A3 (en) | Zero latency synchronizer method and apparatus for system having at least two clock domains | |
KR101447506B1 (ko) | 바이어스 및 랜덤 지연 소거 | |
WO2017189796A1 (en) | Data transmission method and data transmission system | |
FI873405A0 (fi) | Menetelmä ja piirijärjestely tietojakson bittitahdistuksen varmistamiseksi vastaanottimessa | |
EP1946475B1 (en) | Data interface and method of seeking synchronization | |
JPS60211558A (ja) | デ−タ転送方式 | |
US7366207B1 (en) | High speed elastic buffer with clock jitter tolerant design | |
JPH0575594A (ja) | パラレルビツト同期方式 | |
EP0921703A3 (en) | Image packet communications system | |
JP2003134098A (ja) | シリアル受信装置 | |
US20150221350A1 (en) | Memory Interface | |
JPH0653955A (ja) | パラレルビット同期方式 | |
KR102225292B1 (ko) | 다채널 통신 방법 및 다채널 통신 장치 | |
US20230238975A1 (en) | Method for synchronizing analogue-digital or digital-analogue converters, and corresponding system | |
JPS6012850B2 (ja) | サンプリング時刻の同期方式 | |
JPS61245731A (ja) | 同期補正回路 | |
JPH0223058B2 (enrdf_load_stackoverflow) | ||
SU1005020A1 (ru) | Устройство дл управлени обменом информацией | |
JPH01146442A (ja) | ビデオデータ伝送方式 | |
JPH02262739A (ja) | 双方向リンクを介して情報を伝送する方法と、この方法を実施するための装置 | |
JP3427761B2 (ja) | 同期回路 | |
JPS6412411B2 (enrdf_load_stackoverflow) |