JPS60198760A - ろう付け方法 - Google Patents
ろう付け方法Info
- Publication number
- JPS60198760A JPS60198760A JP59054909A JP5490984A JPS60198760A JP S60198760 A JPS60198760 A JP S60198760A JP 59054909 A JP59054909 A JP 59054909A JP 5490984 A JP5490984 A JP 5490984A JP S60198760 A JPS60198760 A JP S60198760A
- Authority
- JP
- Japan
- Prior art keywords
- metal
- brazing
- gold
- layer
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59054909A JPS60198760A (ja) | 1984-03-22 | 1984-03-22 | ろう付け方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59054909A JPS60198760A (ja) | 1984-03-22 | 1984-03-22 | ろう付け方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60198760A true JPS60198760A (ja) | 1985-10-08 |
| JPH0230185B2 JPH0230185B2 (enExample) | 1990-07-04 |
Family
ID=12983724
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59054909A Granted JPS60198760A (ja) | 1984-03-22 | 1984-03-22 | ろう付け方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60198760A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61146958U (enExample) * | 1985-03-04 | 1986-09-10 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58119663A (ja) * | 1981-12-31 | 1983-07-16 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | 接続ピンの結合方法 |
-
1984
- 1984-03-22 JP JP59054909A patent/JPS60198760A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58119663A (ja) * | 1981-12-31 | 1983-07-16 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | 接続ピンの結合方法 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61146958U (enExample) * | 1985-03-04 | 1986-09-10 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0230185B2 (enExample) | 1990-07-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4656499A (en) | Hermetically sealed semiconductor casing | |
| US4727633A (en) | Method of securing metallic members together | |
| US4784974A (en) | Method of making a hermetically sealed semiconductor casing | |
| EP0270752A1 (en) | Substrates for integrated circuit packages | |
| US6338893B1 (en) | Conductive paste and ceramic printed circuit substrate using the same | |
| JPH05218229A (ja) | セラミック回路基板 | |
| JP4961165B2 (ja) | 電子部品搭載用基板、電子部品および電子装置 | |
| EP0100817B1 (en) | A hermetically sealed casing of an electrical device and process of manufacturing | |
| JPS60198760A (ja) | ろう付け方法 | |
| JPS59107586A (ja) | 超伝導フリツプチツプボンデイング方法 | |
| JPH0227817B2 (enExample) | ||
| JP2627509B2 (ja) | 導電層を有する電子部品 | |
| JP3723350B2 (ja) | 配線基板およびその製造方法 | |
| JPH0760882B2 (ja) | ろう付け方法 | |
| JPS6196754A (ja) | ピン付き基板 | |
| JPS60198763A (ja) | ピン付基板およびその製造方法 | |
| JPH11307688A (ja) | 配線基板及びその製造方法 | |
| JPS6181659A (ja) | ピン付き基板 | |
| JPH0341475Y2 (enExample) | ||
| JPS5961054A (ja) | 半導体装置 | |
| JPS60198893A (ja) | ピン付き多層セラミツク基板の製造方法 | |
| JPS61166144A (ja) | ペレット取付基板の製造方法 | |
| JPH0272696A (ja) | セラミックス回路基板 | |
| JPS60198892A (ja) | ピン付き多層セラミツク基板の製造方法 | |
| JPH0787233B2 (ja) | 金の導電層を有する電子部品 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |