JPS60181947U - Receive carrier detection circuit - Google Patents
Receive carrier detection circuitInfo
- Publication number
- JPS60181947U JPS60181947U JP6857684U JP6857684U JPS60181947U JP S60181947 U JPS60181947 U JP S60181947U JP 6857684 U JP6857684 U JP 6857684U JP 6857684 U JP6857684 U JP 6857684U JP S60181947 U JPS60181947 U JP S60181947U
- Authority
- JP
- Japan
- Prior art keywords
- clock
- detection circuit
- carrier detection
- received
- receive carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Dc Digital Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来の受信キャリヤ検出回路の一例を示すブロ
ック図、第２図および第３図はそれぞれ本考案の受信キ
ャリヤ検出回路の第１および第２の実施例を示すブロッ
ク図である。
図において、１・・・・・・微分回路、２・・・・・−
ＬＣタンク回路−１３・・・・・・波形成形回路、４・
・・・・・整流回路、５・・・・・・増幅器、６・・・
・・・コンパレータ、１０１・・・・・・クロック発生
回路、１０２〜１０５，１１１，２１１・・・・・・フ
リップフロップ、１０６・・・・・・遅延素子、１０７
，２１３・・・・・・インバータ素子、１０８．２０８
，２１０・・・・・・ナンド素子、１０９，２１２・・
・・・・カウンタ、１１０・・・・・・３人カナンド素
子。FIG. 1 is a block diagram showing an example of a conventional received carrier detection circuit, and FIGS. 2 and 3 are block diagrams showing first and second embodiments of the received carrier detection circuit of the present invention, respectively. In the figure, 1...differential circuit, 2...-
LC tank circuit-13... Waveform shaping circuit, 4.
... Rectifier circuit, 5 ... Amplifier, 6 ...
... Comparator, 101 ... Clock generation circuit, 102 to 105, 111, 211 ... Flip-flop, 106 ... Delay element, 107
, 213...Inverter element, 108.208
, 210... NAND element, 109, 212...
...Counter, 110...3 people canand element.
Claims (1)
るデータ伝送装置において、前記クロックのパルス数を
定められた値Ｎまでカウントした後その旨を表示する表
示信号を出力するとともにリセット信号が入力されるま
でカウント動作を停止するカウンタと、受信すべきデー
タ信号のビット周期の整数倍かつ前記値ＮＵ上の倍数で
前記クロックとは同期しない内部クロックを発生する内
部クロック発生回路と、前記カウンタからの前記表示信
号を入力とするフリップフロップとを備えることを特徴
とする受信キャリヤ検出回路。In a data transmission device that operates by extracting a clock component from a received data signal, after counting the number of pulses of the clock up to a predetermined value N, a display signal indicating this is outputted and a reset signal is inputted. an internal clock generating circuit that generates an internal clock that is an integer multiple of the bit period of the data signal to be received and a multiple of the value NU and is not synchronized with the clock; A received carrier detection circuit comprising a flip-flop that receives a display signal as an input.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6857684U JPS60181947U (en) | 1984-05-11 | 1984-05-11 | Receive carrier detection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6857684U JPS60181947U (en) | 1984-05-11 | 1984-05-11 | Receive carrier detection circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60181947U true JPS60181947U (en) | 1985-12-03 |
| JPH0311977Y2 JPH0311977Y2 (en) | 1991-03-22 |
Family
ID=30603449
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6857684U Granted JPS60181947U (en) | 1984-05-11 | 1984-05-11 | Receive carrier detection circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60181947U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008131091A (en) * | 2006-11-16 | 2008-06-05 | Mitsubishi Electric Corp | Status information communication system |
-
1984
- 1984-05-11 JP JP6857684U patent/JPS60181947U/en active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008131091A (en) * | 2006-11-16 | 2008-06-05 | Mitsubishi Electric Corp | Status information communication system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0311977Y2 (en) | 1991-03-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60181947U (en) | Receive carrier detection circuit | |
| JPS6044147U (en) | pattern recognition device | |
| JPS58132433U (en) | buffer circuit | |
| JPS5843041U (en) | Pulse period discrimination circuit | |
| JPS6043081U (en) | Synchronous signal compensation circuit | |
| JPS6070017U (en) | pulse adder | |
| JPS5866749U (en) | Transmission waveform reproducing device | |
| JPS5881603U (en) | Function generator | |
| JPS5821870U (en) | Pulse width inspection device | |
| JPS5847178U (en) | Buried object potential measuring device | |
| JPS58159097U (en) | telemetry device | |
| JPS6079834U (en) | Clock pulse detection circuit | |
| JPS6021971U (en) | pulse identification circuit | |
| JPS6124860U (en) | MFM signal demodulator | |
| JPS58121433U (en) | sawtooth wave generator | |
| JPS5883831U (en) | clock signal monitoring device | |
| JPS5978595U (en) | Memory stop circuit | |
| JPS6017053U (en) | transmission error detector | |
| JPS5850755U (en) | Signal disconnection detection circuit | |
| JPS60135869U (en) | Interleaving RAM read/write pulse generation circuit | |
| JPS5877943U (en) | Multi-point sampling circuit | |
| JPS6056094U (en) | pitch discriminator | |
| JPS58538U (en) | Data speed conversion circuit | |
| JPS59152827U (en) | Pulse generation circuit | |
| JPS61176416U (en) |