JPS60148000A - メモリ - Google Patents
メモリInfo
- Publication number
- JPS60148000A JPS60148000A JP59257746A JP25774684A JPS60148000A JP S60148000 A JPS60148000 A JP S60148000A JP 59257746 A JP59257746 A JP 59257746A JP 25774684 A JP25774684 A JP 25774684A JP S60148000 A JPS60148000 A JP S60148000A
- Authority
- JP
- Japan
- Prior art keywords
- read
- memory
- data
- bit
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims description 70
- 238000012546 transfer Methods 0.000 claims description 32
- 230000003068 static effect Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 230000000295 complement effect Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 230000008929 regeneration Effects 0.000 description 1
- 238000011069 regeneration method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/005—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor comprising combined but independently operative RAM-ROM, RAM-PROM, RAM-EPROM cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5692—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency read-only digital stores using storage elements with more than two stable states
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
- G11C17/10—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
- G11C17/12—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/569,080 US4618943A (en) | 1984-01-09 | 1984-01-09 | Semiconductor static read/write memory having an additional read-only capability |
US569080 | 1990-08-17 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60148000A true JPS60148000A (ja) | 1985-08-05 |
JPH0368479B2 JPH0368479B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-10-28 |
Family
ID=24274025
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59257746A Granted JPS60148000A (ja) | 1984-01-09 | 1984-12-07 | メモリ |
Country Status (4)
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH023181A (ja) * | 1987-11-20 | 1990-01-08 | Sgs Thomson Microelectron Sa | メモリアレイ |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62121979A (ja) * | 1985-11-22 | 1987-06-03 | Mitsubishi Electric Corp | 集積回路メモリ |
JPS62217493A (ja) * | 1986-02-27 | 1987-09-24 | Fujitsu Ltd | 半導体不揮発性記憶装置 |
JP2569538B2 (ja) * | 1987-03-17 | 1997-01-08 | ソニー株式会社 | メモリ装置 |
JPH0743954B2 (ja) * | 1988-06-30 | 1995-05-15 | 三菱電機株式会社 | 半導体記憶装置 |
JP2550207B2 (ja) * | 1990-06-08 | 1996-11-06 | 株式会社東芝 | 半導体メモリセル |
JPH08129876A (ja) * | 1994-10-28 | 1996-05-21 | Nec Corp | 半導体記憶装置 |
DE19960247B4 (de) | 1999-12-14 | 2005-09-08 | Infineon Technologies Ag | Datenspeicher und Verfahren |
JP2003077294A (ja) * | 2001-08-31 | 2003-03-14 | Mitsubishi Electric Corp | メモリ回路 |
US9449709B1 (en) | 2015-09-23 | 2016-09-20 | Qualcomm Incorporated | Volatile memory and one-time program (OTP) compatible memory cell and programming method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5140723A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1974-10-03 | 1976-04-05 | Nippon Electric Co | |
JPS5440533A (en) * | 1977-09-06 | 1979-03-30 | Mitsubishi Electric Corp | Semiconductor memory unit |
JPS5660298U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1979-10-12 | 1981-05-22 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2065617B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1969-10-31 | 1976-02-06 | Licentia Gmbh | |
US3820086A (en) * | 1972-05-01 | 1974-06-25 | Ibm | Read only memory(rom)superimposed on read/write memory(ram) |
US4006469A (en) * | 1975-12-16 | 1977-02-01 | International Business Machines Corporation | Data storage cell with transistors operating at different threshold voltages |
US4095281A (en) * | 1976-03-04 | 1978-06-13 | Rca Corporation | Random access-erasable read only memory cell |
US4439842A (en) * | 1979-12-28 | 1984-03-27 | International Business Machines Corp. | Bipolar transistor read only or read-write store with low impedance sense amplifier |
JPS5746393A (en) * | 1980-07-28 | 1982-03-16 | Ibm | Memory |
US4434479A (en) * | 1981-11-02 | 1984-02-28 | Mcdonnell Douglas Corporation | Nonvolatile memory sensing system |
-
1984
- 1984-01-09 US US06/569,080 patent/US4618943A/en not_active Expired - Fee Related
- 1984-12-07 JP JP59257746A patent/JPS60148000A/ja active Granted
- 1984-12-14 EP EP84115244A patent/EP0152584B1/en not_active Expired
- 1984-12-14 DE DE8484115244T patent/DE3480136D1/de not_active Expired
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5140723A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1974-10-03 | 1976-04-05 | Nippon Electric Co | |
JPS5440533A (en) * | 1977-09-06 | 1979-03-30 | Mitsubishi Electric Corp | Semiconductor memory unit |
JPS5660298U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1979-10-12 | 1981-05-22 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH023181A (ja) * | 1987-11-20 | 1990-01-08 | Sgs Thomson Microelectron Sa | メモリアレイ |
Also Published As
Publication number | Publication date |
---|---|
DE3480136D1 (en) | 1989-11-16 |
EP0152584A3 (en) | 1987-01-14 |
EP0152584B1 (en) | 1989-10-11 |
US4618943A (en) | 1986-10-21 |
EP0152584A2 (en) | 1985-08-28 |
JPH0368479B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5355340A (en) | Semiconductor memory with multiplexed redundancy | |
KR100538883B1 (ko) | 반도체 메모리 장치 | |
US5325325A (en) | Semiconductor memory device capable of initializing storage data | |
US5289432A (en) | Dual-port static random access memory cell | |
US5265054A (en) | Semiconductor memory with precharged redundancy multiplexing | |
US6891745B2 (en) | Design concept for SRAM read margin | |
EP0549193A2 (en) | Nonvolatile semiconductor memory device with redundancy | |
US5301144A (en) | Semiconductor memory device having a decoding circuit for reducing electric field stress applied to memory cells | |
JPH09128970A (ja) | 半導体メモリ装置及び半導体データ処理装置 | |
US7940550B2 (en) | Systems and methods for reducing memory array leakage in high capacity memories by selective biasing | |
JP4262678B2 (ja) | メモリマトリクスの複数の横列に対して同時書き込みを行うデバイス | |
JP3375134B2 (ja) | ゼロ電力高速プログラマブル回路装置アーキテクチャ | |
US4393472A (en) | Semiconductor memory circuit | |
US5712823A (en) | Flexible dram array | |
EP0405055A2 (en) | Precharge architecture of integrated memories | |
US5020028A (en) | Four transistor static RAM cell | |
US5493536A (en) | Dual-port random access memory having memory cell controlled by write data lines and read enable line | |
US4397001A (en) | Semiconductor memory device | |
JPS60148000A (ja) | メモリ | |
JPH1011993A (ja) | 半導体記憶装置 | |
US5757689A (en) | Semiconductor memory activated by plurality of word lines on same row | |
US6377486B1 (en) | Block architecture option circuit for nonvolatile semiconductor memory devices | |
JP2585227B2 (ja) | 半導体メモリ装置 | |
JP2588936B2 (ja) | 半導体記憶装置 | |
US4470133A (en) | Memory circuit having a decoder |